SmartFusion2

Two-Port Large SRAM Configuration
# Table of Contents

**Introduction** .............................................................................................................................................. 3

1 **Functionality** ............................................................................................................................................. 4  
   Optimization for High Speed or Low Power ......................................................................................................... 4  
   Write Depth/Width and Read Depth/Width ............................................................................................................ 4  
   Single Clock (CLK) or Independent Write and Read Clocks (WCLK, RCLK) .......................................................... 4  
   Write Enable (WEN) ............................................................................................................................................. 4  
   Read Enable (REN) .................................................................................................................................................. 4  
   Pipeline for Read Data Output .................................................................................................................................. 4  
   Register Enable (RD_EN) ........................................................................................................................................ 5  
   Synchronous Reset (RD_SRST_N) .......................................................................................................................... 5  
   Asynchronous Reset (ARST_N) .................................................................................................................................. 5  
   RD Register Truth Table ........................................................................................................................................... 5

2 **Implementation Rules** .............................................................................................................................. 6  
   Caveats for Two-Port Large SRAM generation ........................................................................................................ 6

3 **RAM Content Manager** .......................................................................................................................... 7  
   Supported Formats .................................................................................................................................................. 7  
   RAM Content Manager Functionality .................................................................................................................... 9  
   MEMFILE (RAM Content Manager output file) ...................................................................................................... 10

4 **Port Description** ...................................................................................................................................... 11

5 **Parameters** ............................................................................................................................................. 12

A **Product Support** ..................................................................................................................................... 14  
   Customer Service .................................................................................................................................................. 14  
   Customer Technical Support Center ........................................................................................................................ 14  
   Technical Support .................................................................................................................................................. 14  
   Website .................................................................................................................................................................. 14  
   Contacting the Customer Technical Support Center ................................................................................................ 14  
   ITAR Technical Support ......................................................................................................................................... 15
A Two-Port Large SRAM enables write access on one port and read access on the other port (Figure 1). The core configurator automatically cascades Large SRAM blocks to create wider and deeper memories by choosing the most efficient aspect ratio. It also handles the grounding of unused bits. The core configurator supports the generation of memories that have different Read and Write aspect ratios.

Two-Port Large SRAM is synchronous for read and write operations, setting up the addresses as well as writing and reading the data. The memory write and read operations are triggered at the rising edge of the clock.

An optional pipeline register is available at the read data port to improve the clock-to-out delay.

In this document, we describe how you can configure a Two-Port Large SRAM instance and define how the signals are connected. For more details about the Two-Port Large SRAM, please refer to the SmartFusion2 User Guide.

Figure 1 • Two-Port Large SRAM Configurator
1 – Functionality

Optimization for High Speed or Low Power

Selecting High Speed results in a macro optimized for speed and area (width cascading).
Selecting Low Power results in a macro optimized for low power, but uses additional logic at the input and output (depth cascading). Performance for a low power optimized macro may be inferior to that of a macro optimized for speed.

Write Depth/Width and Read Depth/Width

The depth range for each port is 1-524288. The width range for each port is 1-2484.
The two ports can be independently configured for any depth and width. (Write Depth * Write Width) must equal (Read Depth * Read Width)

Single Clock (CLK) or Independent Write and Read Clocks (WCLK, RCLK)

The default configuration for Two-Port Large SRAM is a Single clock (CLK) to drive WCLK and RCLK with the same clock. Uncheck the Single clock checkbox to drive independent clocks (one each for Write and Read).
Click the waveform next to any of the clock signals to toggle its active edge.

Write Enable (WEN)

Asserting WEN writes the data WD into the RAM at the address WADDR on the next rising edge of WCLK. Un-checking the WEN option ties the signal to the active state and removes it from the generated macro; click the signal arrow to toggle its polarity.

Read Enable (REN)

De-asserting REN forces the Read data (RD) to zero.
Asserting the REN reads the RAM at the read address RADDR onto the input of the RD register on the next rising edge of RCLK.
The default configuration for REN is unchecked, which ties the signal to the active state and removes it from the generated macro. Click the checkbox to insert that signal on the generated macro; click the signal arrow to toggle its polarity.

Pipeline for Read Data Output

Click the Pipeline checkbox to enable pipelining for Read data (RD). This is a static selection and cannot be changed dynamically by driving it with a signal.
Turning off pipelining of Read data also disables the configuration options of the RD_EN, RD_SRST_N and ARST_N signals.
Register Enable (RD_EN)
The pipeline register for RD has an active high, enable input. The default configuration is to tie this signal to the active state and remove it from the generated macro. Click the signal's checkbox to insert that signal on the generated macro; click the signal arrow to toggle its polarity.

Synchronous Reset (RD_SRST_N)
The pipeline register for RD has an active low, synchronous reset input. The default configuration is to tie this signal to the inactive state and remove it from the generated macro. Click the signal's checkbox to insert that signal on the generated macro; click the signal arrow to toggle its polarity.

Asynchronous Reset (ARST_N)
The pipeline register for RD has an active low, asynchronous reset input. The default configuration is to tie this signal to the inactive state and remove it from the generated macro. Click the signal's checkbox to insert that signal on the generated macro; click the signal arrow to toggle its polarity.

RD Register Truth Table
Table 1-1 describes the functionality of the control signals on the RD register.

<table>
<thead>
<tr>
<th>ARST_N</th>
<th>Pipeline</th>
<th>RCLK</th>
<th>RD_EN</th>
<th>RD_SRST_N</th>
<th>d</th>
<th>q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>T</td>
<td>Not rising</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>T</td>
<td>Rising</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>T</td>
<td>Rising</td>
<td>1</td>
<td>0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>T</td>
<td>Rising</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td>d</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>x</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>q</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>x</td>
<td>1</td>
<td>0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>x</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td>d</td>
</tr>
</tbody>
</table>
2 – Implementation Rules

Caveats for Two-Port Large SRAM generation

- If you use a word width of 9, 18 or 36 for one port, then the width of the other port cannot be 1, 2, or 4. Configurations that do not use the 9th bit (e.g., a Read width of 8192x4 and a Write width of 1024x32) are supported.
- The core configurator only supports depth cascading up to 32 blocks.
- The core configurator does not generate RAM based on a specific device. Refer to the datasheet to check for the available RAM1Kx18 modules in the device.
- The software returns a configuration error for unsupported configurations.

Note

- All unused inputs must be grounded.
- ARST_N does not reset the memory contents. It resets only the Read data output (RD).
- Writing to and reading from the same address is undefined and should be avoided. There is no collision prevention or detection.
3 – RAM Content Manager

The RAM Content Manager enables you to specify the contents of your memory so that you can avoid the simulation cycles required for initializing the memory, which reduces simulation runtime.

The RAM core generator takes away much of the complexity required in the generation of large memory that utilize one or more RAM blocks on the device. The configurator uses one or more memory blocks to generate a RAM matching your configuration. In addition, it also creates the surrounding cascading logic.

The configurator cascades RAM blocks in three different ways.

- Cascaded deep (e.g. 2 blocks of 16384x1 to create a 32768x1)
- Cascaded wide (e.g. 2 blocks of 16384x1 to create a 16384x2)
- Cascaded wide and deep (e.g. 4 blocks of 16384x1 to create a 32768x2, in a 2 blocks width-wise by 2 blocks depth-wise configuration)

Specify memory content in terms of your total memory size. The configurator must partition your memory file appropriately such that the right content goes to the right block RAM when multiple blocks are cascaded.

Supported Formats

The Microsemi implementation of these formats interprets data sets in bytes. This means that if the memory width is 7 bits, every 8th bit in the data set is ignored. Or, if the data width is 9, two bytes are assigned to each memory address and the upper 7 bits of each 2-byte pair are ignored.

The following examples illustrate how the data is interpreted for various word sizes:

For the given data: FF 11 EE 22 DD 33 CC 44 BB 55 (where 55 is the MSB and FF is the LSB)

For 32-bit word size:
0x22EE11FF (address 0)
0x44CC33DD (address 1)
0x000055BB (address 2)

For 16-bit word size:
0x11FF (address 0)
0x22EE (address 1)
0x33DD (address 2)
0x44CC (address 3)
0x55BB (address 4)

For 8-bit word size:
0xFF (address 0)
0x11 (address 1)
0xEE (address 2)
0x22 (address 3)
0xDD (address 4)
0x33 (address 5)
0xCC (address 6)
0x44 (address 7)
0xBB (address 8)
0x55 (address 9)

For 9-bit word size:
0x11FF -> 0x01FF (address 0)
0x22EE -> 0x00EE (address 1)
0x33DD -> 0x01DD (address 2)
0x44CC -> 0x00CC (address 3)
0x55BB -> 0x01BB (address 4)
Notice that for 9-bit, that the upper 7-bits of the 2-bytes are ignored.

**INTEL-HEX**

Industry standard file. Extensions are HEX and IHX. For example, file2.hex or file3.ihx.

A standard format created by Intel. Memory contents are stored in ASCII files using hexadecimal characters. Each file contains a series of records (lines of text) delimited by new line, ‘\n’, characters and each record starts with a ‘:’ character. For more information regarding this format, refer to the Intel-Hex Record Format Specification document available on the web (search Intel Hexadecimal Object File for several examples).

The Intel Hex Record is composed of five fields and arranged as follows:

```
:llaaaatt[dd...]cc
```

Where:

- : is the start code of every Intel Hex record
- ll is the byte count of the data field
- aaaa is the 16-bit address of the beginning of the memory position for the data. Address is big endian.
- tt is record type, defines the data field:
  - 00 data record
  - 01 end of file record
  - 02 extended segment address record
  - 03 start segment address record (ignored by Microsemi SoC tools)
  - 04 extended linear address record
  - 05 start linear address record (ignored by Microsemi SoC tools)
- [dd...] is a sequence of n bytes of the data; n is equivalent to what was specified in the ll field
- cc is a checksum of count, address, and data

Example Intel Hex Record:

```
:030030002337A1E
```

**MOTOROLA S-record**

Industry standard file. File extension is S, such as file4.s

This format uses ASCII files, hex characters, and records to specify memory content in much the same way that Intel-Hex does. Refer to the Motorola S-record description document for more information on this format (search Motorola S-record description for several examples). The RAM Content Manager uses only the S1 through S3 record types; the others are ignored.

The major difference between Intel-Hex and Motorola S-record is the record formats, and some extra error checking features that are incorporated into Motorola S.

In both formats, memory content is specified by providing a starting address and a data set. The upper bits of the data set are loaded into the starting address and leftovers overflow into the adjacent addresses until the entire data set has been used.

The Motorola S-record is composed of 6 fields and arranged as follows:

```
Stllaaaa[dd...]cc
```

Where:

- S is the start code of every Motorola S-record
- t is record type, defines the data field
- ll is the byte count of the data field
- aaaa is a 16-bit address of the beginning of the memory position for the data. Address is big endian.
RAM Content Manager Functionality

To open the RAM Content Manager, after specifying your RAM configuration (set your Read and Write Depth and Width), select the Initialize RAM for Simulation checkbox, and then click Customize RAM Content. The RAM Content Manager appears (Figure 3-1).

Figure 3-1 • Customize RAM Content for Simulation

RAM Configuration

Write Depth and Write Width - As specified in the RAM core generator dialog box (not editable).
Read Depth and Read Width - As specified in the RAM core generator dialog box (not editable).
Write Port View / Read Port View

Go To Address - Enables you to go to a specific address in the manager. Each memory block has many addresses; it is often difficult to scroll through and find a specific one. This task is simplified by enabling you to type in a specific address. The number display format (Hex, Bin, Dec) is controlled by the value you set in the drop-down menu above the Address column.

Address - The Address column lists the address of a memory location. The drop-down menu specifies the number format for your address list (hexadecimal, binary, or decimal).

Data - Enables you to control the data format and data value in the manager. Click the value to change it. Note that the dialogs show all data with the MSB down to LSB. For example, if the row showed 0xAABB for a 16-bit word size, the AA would the MSB and BB would be LSB.

Default Data Value - The value given to memory addresses that have not been explicitly initialized (by importing content or editing manually). When changed, all default values in the manager are updated to match the new value. The number display format (Hex, Bin, Dec) is controlled by the value you set in the drop-down menu above the Data column.

Reset All Values - Resets the Data values.

Import from File - Opens the Import Memory Content dialog box; enables you to select a memory content file (Intel-Hex) to load. Intel-Hex file extensions are set to *.hex during import.

OK - Closes the manager and saves all the changes made to the memory and its contents.

CANCEL - Closes the manager, cancels all your changes in this instance of the manager, and returns the memory back to the state it held before the manager was opened.

MEMFILE (RAM Content Manager output file)

Transfer of RAM data (from the RAM Content Manager) to test equipment is accomplished via MEM files. The contents of your RAM is first organized into the logical layer and then reorganized to fit the hardware layer. Then it is stored in MEM files that are read by other systems and used for testing.

The MEM files are named according to the logical structure of RAM elements created by the configurator. In this scheme the highest order RAM blocks are named CORE_R0C0.mem, where "R" stands for row and "C" stands for column. For multiple RAM blocks, the naming continues with CORE_R0C1, CORE_R0C2, CORE_R1C0, etc.

The data intended for the RAM is stored as ASCII 1s and 0s within the file. Each memory address occupies one line. Words from logical layer blocks are concatenated or split in order to make them fit efficiently within the hardware blocks. If the logical layer width is less than the hardware layer, two or more logical layer words are concatenated to form one hardware layer word. In this case, the lowest bits of the hardware word are made up of the lower address data bits from the logical layer. If the logical layer width is more than the hardware layer, the words are split, placing the lower bits in lower addresses.

If the logical layer words do not fit cleanly into the hardware layer words, the most significant bit of the hardware layer words is not used and defaulted to zero. This is also done when the logical layer width is 1 in order to avoid having leftover memory at the end of the hardware block.
Table 4-1 lists the Two-Port Large SRAM signals in the generated macro.

**Table 4-1 • Two-Port Large SRAM Signals**

<table>
<thead>
<tr>
<th>Port</th>
<th>Direction</th>
<th>Default Polarity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>In</td>
<td>Rising Edge</td>
<td>Single clock to drive both WCLK and RCLK</td>
</tr>
<tr>
<td>WD[]</td>
<td>In</td>
<td></td>
<td>Write data</td>
</tr>
<tr>
<td>WADDR[]</td>
<td>In</td>
<td></td>
<td>Write address</td>
</tr>
<tr>
<td>WEN</td>
<td>In</td>
<td>Active high</td>
<td>Write port enable</td>
</tr>
<tr>
<td>WCLK</td>
<td>In</td>
<td>Rising edge</td>
<td>Write clock</td>
</tr>
<tr>
<td>RCLK</td>
<td>In</td>
<td>Rising edge</td>
<td>Read clock</td>
</tr>
<tr>
<td>REN</td>
<td>In</td>
<td>Active high</td>
<td>Read port enable</td>
</tr>
<tr>
<td>RADDR[]</td>
<td>In</td>
<td></td>
<td>Read address</td>
</tr>
<tr>
<td>RD[]</td>
<td>Out</td>
<td></td>
<td>Read data</td>
</tr>
<tr>
<td>RD_EN</td>
<td>In</td>
<td>Active high</td>
<td>Read data register enable</td>
</tr>
<tr>
<td>RD_SRST_N</td>
<td>In</td>
<td>Active low</td>
<td>Read data register Synchronous reset</td>
</tr>
<tr>
<td>ARST_N</td>
<td>In</td>
<td>Active low</td>
<td>Read data register Asynchronous reset</td>
</tr>
</tbody>
</table>
**Table 5-1 lists the Micro SRAM parameters in the generated macro.**

**Table 5-1 • Two-Port Large SRAM Parameters**

<table>
<thead>
<tr>
<th>GENFILE Parameter</th>
<th>Configurator Parameter</th>
<th>Valid Range</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DESIGN</td>
<td></td>
<td></td>
<td></td>
<td>Name of the generated macro</td>
</tr>
<tr>
<td>FAM</td>
<td></td>
<td></td>
<td></td>
<td>Target family</td>
</tr>
<tr>
<td>OUTFORMAT</td>
<td></td>
<td></td>
<td></td>
<td>Netlist format</td>
</tr>
<tr>
<td>LPM_TYPE</td>
<td></td>
<td></td>
<td></td>
<td>Macro category</td>
</tr>
<tr>
<td>DEVICE</td>
<td></td>
<td>500 - 5000</td>
<td>5000</td>
<td>Target device</td>
</tr>
<tr>
<td>PTYPE</td>
<td>PTYPE</td>
<td>1, 2</td>
<td>1</td>
<td>1: Two-port</td>
</tr>
<tr>
<td>INIT_RAM</td>
<td>INIT_RAM</td>
<td>F, T</td>
<td>F</td>
<td>Initialize RAM for simulation</td>
</tr>
<tr>
<td>CASCADE</td>
<td>CASCADE</td>
<td>0, 1</td>
<td>0</td>
<td>0: Cascading for WIDTH or Speed 1: Cascading for DEPTH or Power</td>
</tr>
<tr>
<td>CLKS</td>
<td>CLKS</td>
<td>1, 2</td>
<td>1</td>
<td>1: Single Read/Write Clock 2: Independent Read and Write Clocks</td>
</tr>
<tr>
<td>WCLK_EDGE</td>
<td>CLK_EDGE</td>
<td>CLKS=1</td>
<td>RISE</td>
<td>RISE: Rising edge Single clock FALL: Falling edge Single clock</td>
</tr>
<tr>
<td>WWIDTH</td>
<td>WWIDTH</td>
<td>1-2484</td>
<td>18</td>
<td>Write data width</td>
</tr>
<tr>
<td>WDEPTH</td>
<td>WDEPTH</td>
<td>1-524288</td>
<td>1024</td>
<td>Write address depth</td>
</tr>
<tr>
<td>RWIDTH</td>
<td>RWIDTH</td>
<td>1-2484</td>
<td>18</td>
<td>Read data output width</td>
</tr>
<tr>
<td>RDEPTH</td>
<td>RDEPTH</td>
<td>1-524288</td>
<td>1024</td>
<td>Read address depth</td>
</tr>
<tr>
<td>WE_POLARITY</td>
<td>WE_POLARITY</td>
<td>0, 1, 2</td>
<td>1</td>
<td>0: Active-low Write port enable 1: Active-high Write port enable 2: Write port enable tied off to be always active</td>
</tr>
<tr>
<td>WCLK_EDGE</td>
<td>WCLK_EDGE</td>
<td>CLKS=2</td>
<td>RISE</td>
<td>RISE: Rising edge Write clock FALL: Falling edge Write clock</td>
</tr>
<tr>
<td>RCLK_EDGE</td>
<td>RCLK_EDGE</td>
<td>CLKS=2</td>
<td>RISE</td>
<td>RISE: Rising edge Read clock FALL: Falling edge Read clock</td>
</tr>
<tr>
<td>RE_POLARITY</td>
<td>RE_POLARITY</td>
<td>0, 1, 2</td>
<td>2</td>
<td>0: Active-low Read port enable 1: Active-high Read port enable 2: Read port enable tied off to be always active</td>
</tr>
<tr>
<td>PMODE2</td>
<td>RPMODE</td>
<td>0, 1</td>
<td>0</td>
<td>0: Bypass Read data register 1: Pipeline Read data</td>
</tr>
<tr>
<td>A_DOUT_EN_POLARITY</td>
<td>A_DOUT_EN_POLARITY</td>
<td>PMODE2=1</td>
<td>0, 1, 2</td>
<td>0: Active-low Read data register enable 1: Active-high Read data register enable 2: Read data register enable tied off to be always active</td>
</tr>
<tr>
<td>Parameter</td>
<td>Configurator Parameter</td>
<td>Valid Range</td>
<td>Default</td>
<td>Description</td>
</tr>
<tr>
<td>----------------------------</td>
<td>------------------------</td>
<td>----------------------</td>
<td>---------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>A_DOUT_SRST_POLARITY</td>
<td>A_DOUT_SRST_POLARITY</td>
<td>PMODE2=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Read data register Sync-reset 1: Active-high Read data register Sync-reset 2: Read data register Sync-reset tied off to be always inactive</td>
</tr>
<tr>
<td>RESET_POLARITY</td>
<td>ARST_N_POLARITY</td>
<td>PMODE2=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Read data register Async-reset 1: Active-high Read data register Async-reset 2: Read data register Async-reset tied off to be always inactive</td>
</tr>
<tr>
<td>CLOCK_PN</td>
<td>CLOCK_PN</td>
<td>CLKS=1</td>
<td>CLK</td>
<td>Single clock Port name</td>
</tr>
<tr>
<td>DATA_IN_PN</td>
<td>DATA_IN_PN</td>
<td>WD</td>
<td>W</td>
<td>Write data Port name</td>
</tr>
<tr>
<td>WADDRESS_PN</td>
<td>WADDRESS_PN</td>
<td>WADDR</td>
<td></td>
<td>Write address Port name</td>
</tr>
<tr>
<td>WE_PN</td>
<td>WE_PN</td>
<td>WE_POLARITY&lt;2</td>
<td>WEN</td>
<td>Write port enable Port name</td>
</tr>
<tr>
<td>WCLOCK_PN</td>
<td>WCLOCK_PN</td>
<td>CLKS=2</td>
<td>WCLK</td>
<td>Write clock Port name</td>
</tr>
<tr>
<td>RCLOCK_PN</td>
<td>RCLOCK_PN</td>
<td>CLKS=2</td>
<td>RCLK</td>
<td>Read clock Port name</td>
</tr>
<tr>
<td>RE_PN</td>
<td>RE_PN</td>
<td>RE_POLARITY&lt;2</td>
<td>REN</td>
<td>Read port enable Port name</td>
</tr>
<tr>
<td>RADDRESS_PN</td>
<td>RADDRESS_PN</td>
<td>RADDR</td>
<td></td>
<td>Read address Port name</td>
</tr>
<tr>
<td>DATA_OUT_PN</td>
<td>DATA_OUT_PN</td>
<td>RD</td>
<td>RD</td>
<td>Read data Port name</td>
</tr>
<tr>
<td>A_DOUT_EN_PN</td>
<td>A_DOUT_EN_PN</td>
<td>PMODE2=1 RD_EN</td>
<td>RD_SRST_N</td>
<td>Read data register enable Port name</td>
</tr>
<tr>
<td>A_DOUT_SRST_PN</td>
<td>A_DOUT_SRST_PN</td>
<td>PMODE2=1 RD_SRST_N</td>
<td></td>
<td>Read data register Sync-reset Port name</td>
</tr>
<tr>
<td>RESET_PN</td>
<td>RESET_PN</td>
<td>PMODE2=1 ARST_N</td>
<td></td>
<td>Read data register Async-reset Port name</td>
</tr>
<tr>
<td>COLLISION_WARN_MSGS</td>
<td>COLLISION_WARN_MSGS</td>
<td>-1, 0, &gt;0</td>
<td>-1</td>
<td>-1: All warning messages related to collisions will appear in the simulation log. 0: One warning message related to collisions will appear in the simulation log. &gt;0: More than one warning message equal to the integer value passed to the parameter related to collisions will appear in the simulation log.</td>
</tr>
</tbody>
</table>
A – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060
From the rest of the world, call 650.318.4460
Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.
My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.