IGLOO2 HPMS

Security Configuration
Table of Contents

Introduction ................................................................................................................................................. 3

1 Configuration Options ............................................................................................................................. 4
   AHB Bus Matrix Master/Slave Access Configuration .............................................................................. 4
   Reads and Writes to Protected Areas ...................................................................................................... 5

A Product Support ........................................................................................................................................ 6
   Customer Service .................................................................................................................................... 6
   Customer Technical Support Center ......................................................................................................... 6
   Technical Support .................................................................................................................................... 6
   Website .................................................................................................................................................... 6
   Contacting the Customer Technical Support Center .............................................................................. 6
   ITAR Technical Support ............................................................................................................................ 7
Introduction

The IGLOO2 devices offer extensive configurable access controls to the HPMS memory map. These controls are in AHB Bus Matrix Master/Slave Access.

You can access these controls from System Builder’s Security tab and select your security options by checking or unchecking the Read/Write checkboxes as desired for each of the Masters and Slaves (Figure 1).

Figure 1 • IGLOO2 HPMS Security Configuration
1 – Configuration Options

AHB Bus Matrix Master/Slave Access Configuration

Note that the master/slave access controls are restricted to those devices offering the Advanced Security Features. For devices offering baseline security only, all programmable accesses are granted and cannot be changed. The controls are grayed out.

The Master/Slave configuration tab defines how masters and slaves communicate and whether it also has write access when a master has read access. The AHB Bus Matrix can be configured to restrict those accesses.

The master/slave access is defined in the matrix as follows:

- **R**: Only Read access is available when Read is checked
- **W**: Only Write access is available when Write is checked.
- **RW**: Both Read and Write access are available when both Read and Write are checked

Whenever you restrict a master/slave access by un-checking the Read or Write access for a particular group of masters (masters are organized in three groups with respect to access configuration) the actual access is shown in the matrix.

eNVM blocks have special sectors that can be write protected. The number of special sectors depends on the device selected. The size of each sector is 4KB and the address range for each special sector is shown in blue in the GUI. Check the **Use as ROM** option to write protect these eNVM regions. The eNVM special sectors are hidden in the matrix when you open the configurator, and you must click the ‘+’ sign to show these special sectors (Figure 1-1).
Table 1 lists eNVM special sector address ranges.

Table 1 • eNVM Special Sector Address Ranges

<table>
<thead>
<tr>
<th>Die</th>
<th>eNVM0 (number of available Sectors)</th>
<th>eNVM1 (number of available Sectors)</th>
<th>eNVM0 (address range)</th>
<th>eNVM1 (address range)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M2GL150S/TS, M2GL100S/TS, M2GL90S/TS</td>
<td>1</td>
<td>3</td>
<td>0x0000-0x0fff</td>
<td>0x7d000-0x7dfff</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0x7b000-0x7bfff</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0x7c000-0x7cfff</td>
</tr>
<tr>
<td>M2GL050S/TS</td>
<td>2</td>
<td>0</td>
<td>0x0000-0x0fff</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x3f000-0x3fff</td>
<td></td>
</tr>
<tr>
<td>M2GL025S/TS, M2GL010S/TS, M2GL005S</td>
<td>4</td>
<td>0</td>
<td>0x0000-0x0fff</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x3d000-0x3dfff</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x3e000-0x3efff</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x3f000-0x3fff</td>
<td></td>
</tr>
</tbody>
</table>

Reads and Writes to Protected Areas

Based on your selections in this configurator, the AHB Switch Matrix disallows certain reads and writes. Reads or writes to areas not allowed cause the AHB bus matrix to complete the transaction with an HRESP error indication. An error bit is set in the SW_ERRORSTATUS field of the MSS_EXTERNAL_SR register. An error occurs when one or more of the following happens:

- Write by an enabled master to a slave that is not RW
- Write by an enabled master to addresses not corresponding to a slave
- Write by the fabric master to the protected region
- Write by a disabled master to any location
- Read by an enabled master to any slave that is not R or RW
- Read by an enabled master to addresses not corresponding to a slave
- Read by the fabric master to the protected region
- Read by a disabled master to any location

The values entered in the configurator will be exported into the programming files for programming of the flash bits that control this functionality. The flash bits are loaded in the system registers at power up (or when the DEVRST_N external pad is asserted/de-asserted).

For complete details, refer to the Microsemi IGLOO2 User's Guide.
A – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060
From the rest of the world, call 650.318.4460
Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.
My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.