Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi
Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world’s standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51300210-1/09.18
Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

**Revision 1.0**

Revision 1.0 is the first publication of this document.
## Contents

Revision 1.0........................................................................................................................................................... 3

1 Libero SoC v11.9 SP1 Release Notes ........................................................................................................ 5

2 What’s New in Libero SoC v11.9 SP1 ........................................................................................................ 6
   2.1 RTG4: Generate FPGA Array Data Fails .............................................................................................. 6
   2.2 SmartFusion2/IGLOO2: Changing an I/O State During Programming setting does not invalidate Bitstream .............................................................. 6
   2.3 M2S060/M2GL060: Allow users to select additional voltages for the JTAG bank (Bank 5) ................. 6

3 Known Limitations, Issues and Workarounds ...................................................................................... 7

4 System Requirements ................................................................................................................................. 8
   4.1 Operating System Support .................................................................................................................. 8

5 Libero SoC v11.9 SP1 Download .............................................................................................................. 9
   5.1 Downloading SoftConsole 3.4/4.0/5.1................................................................................................. 9
1 Libero SoC v11.9 SP1 Release Notes

The Libero® system on chip (SoC) v11.9 SP1 is a service pack release of the Libero SoC v11.9 software for designing with Microsemi’s power efficient flash FPGAs, SoC FPGAs, and rad-tolerant FPGAs. The suite integrates industry standard Synopsys Synplify Pro® synthesis and Mentor Graphics ModelSim® simulation with best-in-class constraints management, debug capabilities, and secure production programming support.

Use Libero SoC v11.9 SP1 for designing with Microsemi’s RTG4 Rad-Tolerant FPGAs, SmartFusion®2 and SmartFusion® SoC FPGAs, and IGLOO®, IGLOO®, ProASIC® 3, and Fusion FPGA families.

To access datasheets, silicon user guides, tutorials, and application notes, visit www.microsemi.com, navigate to the relevant product family page, and click the Documentation tab. Development Kits & Boards are listed in the Design Resources tab.

Libero SoC v11.9 SP1 implements several customer-reported bug fixes focusing on the RTG4, SmartFusion2, and IGLOO2 FPGA and SoC families.
2  What’s New in Libero SoC v11.9 SP1

Libero SoC v11.9 SP1 implements the following bug fixes:

2.1  RTG4: Generate FPGA Array Data Fails

In Libero SoC v11.9, in some scenarios, if all three inputs of an RGRESET macro are driven by a single logic cone, the FPGA Array Data generation step fails. Using a single logic cone to drive RGRESET macros is not recommended for radiation-tolerant, SET mitigated, designs (the recommended topology is to drive each input of an RGRESET with a separate logic cone). In Libero SoC v11.9, the Global Nets Report indicates clocks or resets that are not mitigated against SET events.

Libero SoC v11.9 SP1 addresses the FPGA Array Data generation failure, and permits the flow to continue. However, it is recommended to review the Libero Global Nets Report for warnings regarding clocks/resets that are not SET-mitigated, and address them as appropriate.

2.2  SmartFusion2/IGLOO2: Changing an I/O State During Programming setting does not invalidate Bitstream

In Libero SoC v11.9, if a user changed the I/O State During Programming, the Generate Bitstream step was not invalidated. In this scenario, it was possible to program a device with an older set of I/O State settings. In Libero SoC v11.9 SP1, any change to I/O State During Programming settings will result in the invalidation of the Generate Bitstream step. This step must then be rerun.

2.3  M2S060/M2GL060: Allow users to select additional voltages for the JTAG bank (Bank 5)

Previous releases restricted the selection of voltages for this bank-device combination to 3.3V. Libero SoC v11.9 SP1 permits users to select additional voltages for this bank.
3 Known Limitations, Issues and Workarounds

Known issues from Libero SoC v11.9 also apply to Libero SoC v11.9 SP1. Review Libero SoC v11.9 Release Notes for Known Issues in Libero SoC v11.9.
4 System Requirements

For information about operating system support and minimum system requirements, see the System Requirements web page.

For Linux OS setup instructions, see How to Set Up Linux Environment for Libero User Guide.

4.1 Operating System Support

Supported

- Windows 7, Windows 8.1, Windows 10
- RHEL 5*, RHEL 6, RHEL 7, CentOS 5*, CentOS 6, and CentOS 7
- SuSE 11 SP4 (Libero only. FlashPro Express, SmartDebug, and Job Manager are not supported.)

Note: * RHEL 5 and CentOS 5 do not support programming using FlashPro5.

Not Supported

- 32-bit operating systems
- Windows XP
- Support for the following operating systems will cease with the next major Libero SoC release. For more information, refer to PCN17031.
  - RedHat Enterprise Linux 5.x through 6.5
  - CentOS 5.x through 6.5
5 Libero SoC v11.9 SP1 Download

Click the following links to download Libero SoC v11.9 SP1 on Windows and Linux operating systems:

- [Windows Download](#)
- [Linux Download](#)
- [Mega Vault Download](#) (Note: There are no changes in the Mega Vault for Libero SoC v11.9 SP1; use the Libero SoC v11.9 Mega Vault for this release as well.)

**Note:** Installation requires administrator privileges to the system.

Libero SoC v11.9 SP1 is an incremental service pack and must be installed over Libero SoC v11.9.

After successful installation, clicking **Help-> About Libero** will show Version: 11.9.1.0.

5.1 Downloading SoftConsole 3.4/4.0/5.1

Libero SoC v11.9 SP1 is compatible with SoftConsole v3.4 SP1, SoftConsole v4.0 and SoftConsole v5.x

- [SoftConsole Download](#)