



PolarFire[®] SoC MSS Configurator User Guide

Introduction

The PolarFire SoC MSS Configurator provides a graphical user interface that allows embedded software engineers to quickly define the MSS startup state. It exports an XML file that is consumed by the embedded software flow that converts the XML into initialization constructs. Additionally, the tool outputs a CXZ file for inclusion into your Libero design flow. The CXZ file contains information about metadata and port needed by the FPGA designer to complete the connectivity between the MSS and the FPGA fabric.

MSS configurator is available as a standalone application and as part of the Libero[®] SoC design tool suite. The information in this user guide applies to both.

References

- Configuration of the MSS clocks.
 - For detailed information about the MSS clocking features, see [UG0913: PolarFire SoC FPGA Clocking Resources User Guide](#).
- Configuration of the MSS interfaces to the FPGA fabric.
 - For detailed information about the MSS Fabric Interface Controller (FIC) features, see [UG0880: PolarFire SoC FPGA Microprocessor Subsystem \(MSS\) User Guide](#).
- Selection and assignment of the MSS peripherals to the MSS dedicated I/Os and/or the FPGA fabric dedicated peripheral interfaces.
 - For detailed information about the MSS Peripherals features, see [UG0886: PolarFire SoC FPGA Peripherals User Guide](#).
- Configuration of the MSS Bank voltages and I/O standards and attributes.
 - For detailed information about the MSS Banks and I/Os features, see [UG0916: PolarFire SoC FPGA IO User Guide](#).
- Configuration of the MSS DDR memories (DDR3/L, DDR4, LPDDR3, and LPDDR4).
 - For detailed information about the MSS DDR4, DDR3, LPDDR3, and LPDDR4 features, see [UG0906: PolarFire SoC FPGA DDR Memory Controller User Guide](#).
- Configuration of the MSS debug features.
 - For detailed information about the MSS debug features, see [UG0888: PolarFire SoC FPGA Trace and Debug User Guide](#).

Table of Contents

Introduction.....	1
References.....	1
1. Installing the PolarFire SoC MSS Configurator.....	3
1.1. Input and Output Files.....	3
2. Running the PolarFire SoC MSS Configurator.....	4
2.1. Batch Mode.....	4
2.2. Interactive Mode.....	4
2.3. Using the PolarFire SoC MSS Configurator GUI.....	4
3. Creating a Project and Configuring MSS.....	14
4. Generating, Importing, and Exporting the MSS Component.....	16
4.1. Generating the MSS Component.....	16
4.2. Importing the MSS CXZ File to Libero SoC.....	16
4.3. Importing the MSS XML File to SoftConsole.....	17
4.4. Exporting the FPGA Design Hardware Platform Information.....	17
5. Simulating an FPGA Design Interacting with MSS.....	18
6. Programming the Application Bitstream.....	19
7. Sample Project.....	20
8. Revision History.....	21
9. Microchip FPGA Technical Support.....	22
9.1. Customer Service.....	22
9.2. Customer Technical Support.....	22
9.3. Website.....	22
9.4. Outside the U.S.....	22
The Microchip Website.....	23
Product Change Notification Service.....	23
Customer Support.....	23
Microchip Devices Code Protection Feature.....	23
Legal Notice.....	24
Trademarks.....	24
Quality Management System.....	25
Worldwide Sales and Service.....	26

1. Installing the PolarFire SoC MSS Configurator

The PolarFire SoC MSS Configurator bundled with Libero is available at the following location in the Libero installation section:

- Windows: <\$Installation_Directory>\Microsemi\Libero_SoC_vX.X\Designer\bin64\pfsoc_mss.exe
- Linux: <\$Installation_Directory>\Microsemi\Libero_SoC_vX.X\bin64\pfsoc_mss

The PolarFire SoC MSS Configurator can also be installed as a standalone application.

For information about how to install Libero, see www.microsemi.com/product-directory/design-resources/1750-libero-soc#documents.


1.1 Input and Output Files

1.1.1 Output Files

The PolarFire SoC MSS Configurator generates the output file formats shown in the following figure.

- **XML Configuration File** — Contains the MSS memory map, clock, DDR memory controller, and peripheral configuration. The XML file is used to generate hardware files required for building the firmware project.
- **CXZ File** — Encapsulates the hardware design of the MSS block and can be imported into Libero SoC project.

Figure 1-1. PolarFire SoC MSS Configurator Block Diagram



1.1.2 Input files

The PolarFire SoC MSS Configurator can be invoked without any input files. A configuration file (.cfg) from an earlier MSS configurator session, can be optionally provided to the PolarFire SoC MSS Configurator.

2. Running the PolarFire SoC MSS Configurator

You can run the PolarFire SoC MSS Configurator in Batch mode or Interactive mode.

2.1 Batch Mode

The PolarFire SoC MSS Configurator application can be executed in the Batch mode for scripted execution as follows:

- Windows:

```
<Liberio SoC or Standalone MSS Configurator installation area>\bin64\pfsoc_mss.exe -  
CONFIGURATION_FILE:<absolute path for configuration file name (.cfg)> -  
OUTPUT_DIR:<absolute path for output directory>
```

- Linux:

```
<Liberio SoC or Standalone MSS Configurator installation area>/bin64/pfsoc_mss -  
CONFIGURATION_FILE:<absolute path for configuration file name (.cfg)> -  
OUTPUT_DIR:<absolute path for output directory>
```

2.2 Interactive Mode

In the Interactive (GUI) mode, the PolarFire SoC MSS Configurator provides the following high-level options.

Table 2-1. Configurator-Project Menu Options

Option	Description
New	Starts configuring a new MSS subsystem.
Open	Opens a configuration (.cfg) file.
Save/Save As	Saves the current configuration of the MSS subsystem to a configuration (.cfg) file.
Generate	Generates MSS configuration (.xml) and component (.cxz) files after configuring the MSS subsystem.
Close	Closes the current configuration (.cfg) file.

2.3 Using the PolarFire SoC MSS Configurator GUI

The following section provides information about the MSS Configurator GUI.

2.3.1 Configuration Tabs

The PolarFire SoC MSS Configurator includes the following tabs.

- Clocks
- Fabric Interface Controllers
- I/O Configuration
- I/O REFCLK
- I/O Bank4 and Bank2
- DDR Memory
- Misc

2.3.1.1 Clocks

Use the **Clocks** tab to configure the MSS PLL clock frequency and clock sources. For more information, see [UG0913: Microsemi PolarFire SoC FPGA Clocking Resources User Guide](#).

Running the PolarFire SoC MSS Configurator

The following options are provided.

Table 2-2. MSS Clock Selection Tab


Option	Description
MSS Reference Clock Input Source	MSS can be clocked from either dedicated I/O from Bank 5 (REFCLK) or from North West PLL output. You can select the NW PLL ports or dedicated I/Os from Bank 5 (REFCLK) to source from an off-chip oscillator.
MSS PLL Clock Frequency	Maximum supported frequency for the CPU cores is 625 MHz. You can set the frequency value of up to 625 MHz. All MSS clock frequencies are derived from this setting.
MSS CPU cores clock frequency Divider	The MSS CPU clock frequency is based off the MSS PLL clock frequency and is set using the divider values of /1, /2, /4, or /8. The frequency must be greater or equal to the MSS AXI clock, and can have a maximum value of 625 MHz.
MSS AXI clock frequency Divider	The MSS AXI clock frequency is based off the MSS CPU clock frequency and is set using the divider values of /1, /2, /4, or /8. The frequency must be greater or equal to MSS AHB/APB clock, and can be a maximum value of 312.5 MHz.
MSS AHB/APB clock frequency Divider	The MSS AHB/APB clock frequency is based off the MSS CPU clock frequency and is set using the divider values of /1, /2, /4, or /8. The maximum supported frequency is 156.25 MHz.
DDR Reference Clock Input Source	You can select the NW PLL ports or I/Os from Bank 5 to source from an off-chip oscillator.

Note: The **DDR Reference Clock Input Source** option appears only when the DDR Memory type is selected from the **DDR Memory** tab.

The following figure shows the **Clocks** tab in the PolarFire SoC MSS Configurator. In this example, the following configuration is used:

- Dedicated I/Os from Bank 5 (REFCLK) are selected as the reference clock input source for the MSS. The MSS PLL clock frequency is set to 625 MHz.
- Dedicated I/Os from Bank 5 (REFCLK) are used to source the reference clock input frequency for the DDR subsystem.
- The DDR clock source and MSS clock source are set to 125 MHz.

Figure 2-1. Clocks Tab



For more information about configuring the MSS DDR subsystem, see [DDR Memory](#).

2.3.1.2 Fabric Interface Controllers


Using the **Fabric Interface Controllers** tab, any combination of **FIC_0**, **FIC_1**, **FIC_2**, **FIC_3** can be enabled and configured to support Master and Slave interfaces. For more information, see [UG0880: PolarFire_SoC_FPGA_MSS User Guide](#)

FIC_0, **FIC_1** and **FIC_2** support AXI4 interfaces, while **FIC_3** supports APB.

FIC_0 and **FIC_1** have both master and slave interfaces to and from the FPGA fabric, while **FIC_2** and **FIC_3** support slave or master interfaces, respectively.

The following figure shows all FIC options available and enabled. By default, the DLLs of all the FICs are enabled.

Figure 2-2. Fabric Interface Controllers Tab




Note: The FIC interface can operate up to 250 MHz. The FIC clock is independent of the MSS clock. If the frequency of the FIC block is greater than or equal to 125 MHz, the embedded DLL must be enabled for removing clock insertion delay. If the frequency of the FIC block is less than 125 MHz, the embedded DLL must be bypassed.

When a master interface is enabled for a FIC, that master interface must be connected to a slave in the fabric. When a slave interface is enabled for a FIC, that slave interface must be connected to a master in the fabric.

There is clock domain crossing logic in the FIC block to address the asynchronous MSS and Fabric clocks.

Figure 2-3. FIC Interfaces Enabled



Note: The MSS SmartDesign component is visible only after importing the MSS CXZ file.

2.3.1.3 I/O Configuration

Using the **I/O Configuration** tab, you can select the following I/Os for the peripherals:


- GPIOs from Bank 2 and Bank 4, which are dedicated to the MSS.
- Fabric I/Os if the dedicated I/Os from Bank 2 and Bank 4 are not available.
- GPIOs from Bank 5 are dedicated to SGMII but can be routed to GMII or MII fabric I/Os. GPIO from Bank 5 are displayed only when Gigabit Ethernet MAC_0 or Gigabit Ethernet MAC_1 is selected.

Note: I/Os from the DDR bank are dedicated to the DDR Controller in the MSS.

For more information, see [UG0880: PolarFire_SoC_FPGA_MSS User Guide](#)

The following figure shows the **I/O Configuration** tab on the PolarFire SoC MSS Configurator.

Figure 2-4. I/O Configuration Tab



By default, all peripherals are marked as unused. To include peripherals that are required in the design, select the peripheral from the left-hand side of the window and use the corresponding drop-down to assign MSS I/Os or fabric I/Os.

The I/Os associated with the following peripherals are dedicated and cannot be assigned to fabric I/Os:

- USB peripherals are dedicated in Bank 2.
- eMMC peripherals are dedicated in Bank 4.
- SD/SDIO peripherals are dedicated in Bank 4.


Note: If the I/Os for a peripheral are selected in a bank, you cannot select the same I/Os for another peripheral from the same bank. If you try, the tool generates the following warning message in the log window:

Figure 2-5. Error Message



For example, eMMC and SD cannot be used simultaneously as shown in the following figure.


Figure 2-6. Overlapping I/O Warning



2.3.1.4 I/O REFCLK

Using the I/O REFCLK tab, you can select electrical characteristics of the Bank 5 I/Os, as shown in the following figure. The tool generates a warning in the log window for unsupported selections.


Figure 2-7. I/O REFCLK Tab



2.3.1.5 I/O Bank4 and Bank2

The MSS I/Os are available across Bank 4 and Bank 2. The **I/O Bank4** and **I/O Bank2** tabs allow you to select the electrical characteristics of the MSS I/Os.

Figure 2-8. I/O Bank4 Tab



2.3.1.6 DDR Memory


You first select the required DDR type from the **DDR Memory Type** pull-down. The DDR configuration options are available on the **DDR Topology**, **DDR Controller**, **DDR Memory Initialization**, and **DDR Memory Timing** tabs (see the following [Figure 2-9](#)).

For more information, see [UG0906: PolarFire SoC FPGA DDR Memory Controller User Guide](#).

The **DDR Topology** tab, in the [Figure 2-9](#) figure, controls the physical aspects of the memory, such as data and address widths, enabling of ECC and DM, and setting the clock frequency.

- For DDR3 and DDR4, the **COMPONENT**, **UDIMM**, **RDIMM**, **LRDIMM**, and **SODIMM** memory formats are supported.
- For LPDDR3/4, only the **COMPONENT** memory format is supported.


Figure 2-9. DDR Memory Tab



Note: Configure the DDR parameters according to the datasheet from the DDR vendor.

The **DDR Controller** tab controls the DQS Drive, ODT, Precharge look-ahead, and address ordering.

Figure 2-10. DDR Controller Tab



The **DDR Memory Initialization** tab controls the DDR mode register configuration according to the JEDEC specification. In the PolarFire SoC FPGA DDR architecture, these parameters are passed to the start-up code running on the E51 monitor core, which then performs the DDR initialization sequence and configures the mode registers.

The following figure shows the memory initialization configuration.

Figure 2-11. DDR Memory Initialization

The screenshot shows the configuration interface for DDR Memory Initialization. The top navigation bar includes tabs for I/O Bank4, I/O Bank2, **DDR Memory**, and Misc. Below this, a sub-navigation bar includes tabs for DDR Topology, DDR Controller, **DDR Memory Initialization**, and DDR Memory Timing. The main configuration area is divided into three sections:

- Mode Register 1**
 - RD Pre-amble Type: Static
 - RD Post-amble Length: 0.5*tCK
- Mode Register 2**
 - Read Latency (#RL, #nRTP): RL=14, nRTP = 8
 - Write Latency: WL=8
- Mode Register 3**
 - Pull-up Calibration Point: VDDQ/3
 - WR Post-amble Length: 0.5*tCK

Running the PolarFire SoC MSS Configurator

The **DDR Memory Timing** tab controls the timing parameters, which are translated to the appropriate configuration values for the DDR subsystem IP.

Figure 2-12. DDR Memory Timing

The screenshot shows the configuration interface for the DDR Memory Timing tab. The top navigation bar includes tabs for I/O Bank4, I/O Bank2, **DDR Memory**, and Misc. The DDR Memory tab is active, and the sub-tab **DDR Memory Timing** is selected. Below the sub-tab, there are two expandable sections: "Timing parameters dependent on speed bin" and "Timing parameters dependent on speed bin and clock frequency". The first section contains seven input fields with the following values: tRAS (ns) = 42, tRCD (ns) = 18, tRP (ns) = 21, tRC (ns) = 63, tWR (ns) = 18, tMRR (cycles) = 8, and tMRW (cycles) = 10.


Parameter	Value
tRAS (ns)	42
tRCD (ns)	18
tRP (ns)	21
tRC (ns)	63
tWR (ns)	18
tMRR (cycles)	8
tMRW (cycles)	10

2.3.1.7 Misc

Use the **Misc** tab to enable the following options:

- Trace functionality
- JTAG (Debug) functionality
- Interrupts to/from MSS
- Lock down of Bank 2 and Bank 4 I/Os
- Lock down of DDR and SGMII I/Os


Figure 2-13. Misc Tab



For more information, see [UG0888:PolarFire_SoC_FPGA_Trace_and_Debug User Guide](#).

By default, these options are marked as unused. When any of the options are enabled, the corresponding ports are exposed on the MSS block (see the following figure).

Figure 2-14. PFSOC_MSS_C0_0 Jtag Trace Enabled




3. Creating a Project and Configuring MSS

To create a project and configure MSS:

1. Launch the PolarFire SoC MSS Configurator (`pfsoc_mss`) in one of the following ways:
 - Libero SoC installation directory
 - Standalone MSS installation area
 - Windows Start menu
2. Create a new project using **Project > New**.
3. Enter a module name (for example `PFSOC_MSS_C0`), and then select the appropriate die and package.

Figure 3-1. MSS - Module Name Dialog Box




Notes: The module name you enter in this dialog box appears in the following places:

- File names of the PolarFire SoC MSS Configurator generated outputs at the specified output/generation directory.
- MSS component file (`<module_name>.cxz`)
- MSS XML configuration file (`<module_name>_mss_cfg.xml`)
- MSS configuration file corresponding to the current MSS configuration that is generated (`<module_name>.cfg`)
- MSS configuration report file (`<module_name>_Report.html`)
- Component/module name of the MSS component (`cxz`) that can be imported to a Libero SoC project.

The MSS configurator tabs appear (see the following figure).

Figure 3-2. MSS Configurator Tabs



4. Configure **Clocks**, **Fabric Interface Controllers**, **I/O Configuration**, **DDR Memory**, and **Misc settings**.

Creating a Project and Configuring MSS

5. Click the **Save** option to save the MSS configuration to a .cfg file.
6. From the Save MSS Configuration dialog box:
 - Browse to a directory and create a folder. For example, create C:\Microsemi\PFSOC_MSS_Configuration.
 - Enter a file name (for example PFSOC_MSS_C0) and click **Save**.
Note: The file name you enter is for the standalone MSS project only and is not used as the component name.


The MSS Configuration is created and saved to the file specified and the Log window shows the following message:
INFO: Successfully saved MSS configuration in C:/Microsemi/PFSOC_MSS_Configuration/
PFSOC_MSS_C0.cfg file

4. Generating, Importing, and Exporting the MSS Component

4.1 Generating the MSS Component

To generate the MSS component, use the **Generate** option (see the following figure).

Figure 4-1. Generate Option



The configuration file (`module_name.xml`) required for the firmware project and the configuration report file (`module_name.html`) are also generated at this time.

The Log window shows the following messages indicating the generated files:

```
INFO: Successfully generated MSS configuration report to 'C:/Microsemi/PFSOC_MSS_Configuration/PFSOC_MSS_C0_Report.html'
```


```
INFO: Successfully generated MSS component file to 'C:/Microsemi/PFSOC_MSS_Configuration/PFSOC_MSS_C0.cxz'
```

4.2 Importing the MSS CXZ File to Libero SoC

To import the `PFSOC_MSS_C0.cxz` file:

1. Use the **Import MSS** option shown in the following figure.

Figure 4-2. Import MSS to Libero



2. From Design Hierarchy, drag the MSS component to SmartDesign canvas.
3. Build the hierarchy.

Note: Any changes required in the MSS configuration must be performed in the PolarFire SoC MSS Configurator, and the updated MSS CXZ file must be re-imported and used in Libero SmartDesign.

4.3 Importing the MSS XML File to SoftConsole

Copy the XML file from:

```
<${Directory}>:/Microsemi/PFSOC_MSS_Configuration/PFSOC_MSS_C0_mss_cfg.xml
```

to:

```
<${Installation Directory}>:\Microchip\<${SoftConsole_Workspace}>\Project_Name\src\platform\config\xml
```

Note: This step can also be performed using the **Import** option from SoftConsole.

4.4 Exporting the FPGA Design Hardware Platform Information

When using PolarFire SoC, the overall application runs an embedded software application on the RISC-V cores that may use the FPGA fabric to expand the number of I/O peripherals, accelerate software functions using FPGA logic, or control FPGA fabric functions. In these cases, the processor communicates with the FPGA fabric via the MSS Fabric Interface Controllers (FIC) and interrupt ports. The embedded software application must contain the following information to establish this communication properly:

- Fabric blocks like LSRAM, DMA Controller, and PCIe are connected to the AXI interconnect IP on the Fabric side. MSS communicates with these fabric blocks via Fabric Interface Controllers, which connects to the AXI Interconnect IP. The memory addresses of these fabric blocks are specified in the AXI Interconnect IP Configurator. These memory addresses must be specified in the software application.
- In the Libero SoC design, the user must enable the required MSS interrupt ports and other interrupts can be grounded. The corresponding Interrupt Request (IRQ) handler routines must be invoked in the software application for interrupt handling.

Libero SoC v12.5 does not export the FPGA fabric peripheral memory map, interrupt mapping, or peripheral clock frequencies. Therefore, add this information manually in your embedded software projects. For example, if fabric blocks such as LSRAM and DMA Controller are used in the design and interfaced with the MSS through a FIC, then the memory addresses of these fabric blocks must be specified in the user application code for accessing them from MSS.

5. Simulating an FPGA Design Interacting with MSS

The MSS simulation model has been designed to verify the connectivity to the MSS has been properly established with the FPGA fabric logic.

The MSS Simulation model can be used to verify:

- The Fabric—MSS connectivity using the Fabric Interface Controllers (FICs).
- The Fabric—MSS interrupt (M2F and F2M) interface.

For information about how to set up and run the simulation for the PolarFire SoC MSS, see [UG0926 User Guide PolarFire SoC FPGA MSS Simulation](#).

6. Programming the Application Bitstream

To program the application bitstream:

1. Use Libero SoC or FlashProExpress to program the FPGA fabric array, sNVM, eNVM and any security settings.
2. Use Libero SoC to program any eNVM client.

Note: SoftConsole must be used to program the Boot mode.

Alternatively, you can also perform the following steps:

1. Use SoftConsole to program the eNVM with the First Stage Boot image.
 - 1.1. Select the project you want programmed to eNVM in SoftConsole's **Project Explorer** pane.
 - 1.2. Click the **PolarFire SoC Boot Mode 1** external tool.

Programming progress messages appear in the Console.

For more information, see [PolarFire SoC Software Development and Tool Flow User Guide](#).

7. Sample Project

To view a sample project, see [AC489: Building the PolarFire SoC MSS Design](#) .

8. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
A	09/2020	Initial Revision

9. Microchip FPGA Technical Support

Microchip FPGA Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. This section provides information about contacting Microchip FPGA Products Group and using these support services.

9.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

9.2 Customer Technical Support

Microchip FPGA Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microchip FPGA Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

You can communicate your technical questions through our Web portal and receive answers back by email, fax, or phone. Also, if you have design problems, you can upload your design files to receive assistance. We constantly monitor the cases created from the web portal throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

Technical support can be reached at soc.microsemi.com/Portal/Default.aspx.

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), log in at soc.microsemi.com/Portal/Default.aspx, go to the **My Cases** tab, and select **Yes** in the ITAR drop-down list when creating a new case. For a complete list of ITAR-regulated Microchip FPGAs, visit the ITAR web page.

You can track technical cases online by going to [My Cases](#).

9.3 Website

You can browse a variety of technical and non-technical information on the Microchip FPGA Products Group [home page](#), at www.microsemi.com/soc.

9.4 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support at (<https://soc.microsemi.com/Portal/Default.aspx>) or contact a local sales office.

Visit [About Us](#) for [sales office listings](#) and [corporate contacts](#).

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6813-4

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Tel: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>