# **PolarFire Family FPGA Custom Flow User Guide**

Libero SoC v2025.1



# Introduction (Ask a Question)

Libero System-on-Chip (SoC) software provides a fully integrated Field Programmable Gate Array (FPGA) design environment. However, a few users might want to use third-party synthesis and simulation tools outside the Libero SoC environment. Libero can now be integrated into the FPGA design environment. It is recommended to use Libero SoC to manage the entire FPGA design flow.

This user guide describes the Custom Flow for PolarFire® and PolarFire SoC Family devices, a process to integrate Libero as a part of the larger FPGA design flow.

#### **Supported Device Families**

The following table lists the device families that Libero SoC supports. However, some information in this guide might only apply to a specific family of devices. In this case, such information is clearly identified.

**Table 1.** Device Families Supported by Libero SoC

Device Family	Description	
PolarFire®	PolarFire FPGAs deliver the industry's lowest power at mid-range densities with exceptional security and reliability.	
PolarFire SoC	PolarFire SoC is the first SoC FPGA with a deterministic, coherent RISC-V CPU cluster, and a deterministic L2 memory subsystem enabling Linux® and real-time applications.	

# **Table of Contents**

Inti	oductio	on	1
1.	Overv	iew	3
		Component Life Cycle	
		Libero SoC Project Creation	
		Custom Flow	
2.	Comp	onent Configuration	8
	-	Component Configuration Using Libero	
		Component Manifests	
		Interpreting Manifest Files	
3.	Consti	raint Generation	11
4.	Synthe	esizing Your Design	12
5.	Simula	ating Your Design	13
6.	Implei	menting Your Design	15
7.	Apper	ndix A—Sample SDC Constraints	18
	7.1.	SDC Timing Constraints	18
8.	Apper	ndix B—Importing Simulation Libraries into Simulation Environment	20
9.	Apper	ndix C—Derive Constraints	21
	9.1.	Derive Constraints Tcl Commands	21
10.	Revision	on History	30
Mic	rochip	FPGA Support	31
Mic	rochip	Information	31
	Trade	marks	31
	Legal	Notice	31
	Micro	chip Devices Code Protection Feature	32



# 1. Overview (Ask a Question)

While Libero SoC provides a fully integrated end-to-end design environment to develop SoC and FPGA designs, it also provides the flexibility to run synthesis and simulation with third-party tools outside the Libero SoC environment. However, some design steps must remain within the Libero SoC environment.

The following table lists the major steps in the FPGA design flow and indicates the steps for which Libero SoC must be used.

Table 1-1. FPGA Design Flow

Design Flow Step	Must Use Libero	Description
Design Entry: HDL	No	Use third-party HDL editor/checker tool outside Libero SoC if desired.
Design Entry: Configurators	Yes	Create first Libero project for IP catalog core component generation.
Automatic PDC/SDC constraint generation	No	Derived constraints need all HDL files and a derive_constraints utility when performed outside of Libero SoC, as described in Appendix C—Derive Constraints.
Simulation	No	Use third-party tool outside Libero SoC, if desired. Requires download of pre-compiled simulation libraries for target device, target simulator, and target Libero version used for backend implementation.
Synthesis	No	Use third-party tool outside Libero SoC if desired.
Design Implementation: Manage Constraints, Compile Netlist, Place-and- Route (see Overview)	Yes	Create second Libero project for the backend implementation.
Timing and Power Verification	Yes	Stay in second Libero project.
Configure Design Initialization Data and Memories	Yes	Use this tool to manage different types of memories and design initialization in the device. Stay in second project.
Programming File Generation	Yes	Stay in second project.



**Important:** You must download precompiled libraries available at the Pre-Compiled Simulation Libraries page to use a third-party simulator.

In a pure Fabric FPGA flow, enter your design using HDL or schematic entry and pass that directly to the synthesis tools. The flow is still supported. PolarFire and PolarFire SoC FPGAs have significant proprietary hard IP blocks requiring the use of configuration cores (SgCores) from the Libero SoC IP catalog. Special handling is required for any blocks that comprise SoC functionality:

- PolarFire
  - PF\_UPROM
  - PF\_SYSTEM\_SERVICES
  - PF\_CCC
  - PF CLK DIV
  - PF\_CRYPTO
  - PF DRI
  - PF\_INIT\_MONITOR



- PF NGMUX
- PF OSC
- RAMs (TPSRAM, DPSRAM, URAM)
- PF\_SRAM\_AHBL\_AXI
- PF XCVR ERM
- PF\_XCVR\_REF\_CLK
- PF\_TX\_PLL
- PF\_PCIE
- PF\_IO
- PF\_IOD\_CDR
- PF\_IOD\_CDR\_CCC
- PF\_IOD\_GENERIC\_RX
- PF\_IOD\_GENERIC\_TX
- PF\_IOD\_GENERIC\_TX\_CCC
- PF\_RGMII\_TO\_GMII
- PF IOD OCTAL DDR
- PF DDR3
- PF\_DDR4
- PF LPDDR3
- PF QDR
- PF\_CORESMARTBERT
- PF\_TAMPER
- PF TVS, and so on.

In addition to the preceding listed SgCores, there are many DirectCore soft IPs available for PolarFire and PolarFire SoC device families in the Libero SoC Catalog that use the FPGA fabric resources.

For design entry, if you use any one of the preceding components, you must use Libero SoC for part of the design entry (Component Configuration), but you can continue the rest of your Design Entry (HDL entry, and so on) outside of Libero. To manage the FPGA design flow outside of Libero, follow the steps provided in the rest of this guide.

# 1.1. Component Life Cycle (Ask a Question)

The following steps describe the life cycle of an SoC component and provide instructions on how to handle the data.

- 1. Generate the component using its configurator in Libero SoC. This generates the following types of data:
  - HDL files
  - Memory files
  - Stimulus and Simulation files
  - Component SDC file
- 2. For HDL files, instantiate and integrate them in the rest of the HDL design using the external design entry tool/process.
- 3. Supply memory files and stimulus files to your simulation tool.



- 4. Supply Component SDC file to Derive Constraint tool for Constraint Generation. See Appendix C—Derive Constraints for more details.
- 5. You must create a second Libero project, where you import the post-Synthesis netlist and your component metadata, thus completing the connection between what you generated and what you program.

# 1.2. Libero SoC Project Creation (Ask a Question)

Some design steps must be run inside the Libero SoC environment (Table 1-1). For these steps to run, you must create two Libero SoC projects. The first project is used for design component configuration and generation, and the second project is for the physical implementation of the top-level design.


# 1.3. Custom Flow (Ask a Question)

The following figure shows:

- Libero SoC can be integrated as a part of the larger FPGA design flow with the third-party synthesis and simulation tools outside the Libero SoC environment.
- Various steps involved in the flow, starting from design creation and stitching all the way to programming the device.
- The data exchange (inputs and outputs) that must occur at each design flow step.



Figure 1-1. Custom Flow Overview





#### Tip:

- 1. SNVM.cfg, UPROM.cfg
- 2. \*.mem file generation for Simulation: pa4rtupromgen.exe takes UPROM.cfg as input and generates UPROM.mem.

The following are the steps in the custom flow:

1. Component configuration and generation:



- a. Create a first Libero project (to serve as a Reference Project).
- b. Select the Core from the Catalog. Double click the core to give it a component name and configure the component.

This automatically exports component data and files. A Component Manifests is also generated. See Component Manifests for details. For more details, see Component Configuration.

- 2. Complete your RTL design outside of Libero:
  - a. Instantiate the component HDL files.
  - b. The location of the HDL files is listed in the Component Manifests files.
- 3. Generate SDC constraints for the components. Use Derive Constraints utility to generate the timing constraint file(SDC) based on:
  - a. Component HDL files
  - b. Component SDC files
  - c. User HDL files

For more details, see Appendix C—Derive Constraints.

- 4. Synthesis tool/simulation tool:
  - a. Get HDL files, stimulus files, and component data from the specific locations as noted in the Component Manifests.
  - b. Synthesize and simulate the design with third-party tools outside Libero SoC.
- 5. Create your second (Implementation) Libero Project.
- 6. Remove synthesis from the design flow tool chain (**Project > Project Settings > Design Flow >** clear the **Enable Synthesis** check box).
- 7. Import the design source files (post-synthesis \*.vm netlist from synthesis tool):
  - Import post-synthesis \*.vm netlist (File>Import> Synthesized Verilog Netlist (VM)).
  - Component metadata \*.cfg files for uPROM and/or sNVM.
- 8. Import any Libero SoC block component files. The block files must be in the \*.cxz file format. For more information on how to create a block, see PolarFire Block Flow User Guide.
- 9. Import the design constraints:
  - Import I/O constraint files (Constraints Manager > I/OAttributes > Import).
  - Import floorplanning \*.pdc files (Constraints Manager > Floor Planner > Import).
  - Import \*.sdc timing constraint files (**Constraints Manager** > **Timing** > **Import**). Import the SDC file generated through Derive Constraint tool.
  - Import \*.ndc constraint files (Constraints Manager > NetlistAttributes > Import), if any.
- 10. Constraint file and tool association
  - In the Constraint Manager, associate the \*.pdc files to place and route, the \*.sdc files to place and route and timing verifications, and the \*.ndc files to Compile Netlist.
- 11. Complete design implementation
  - Place and route, verify timing and power, configure design initialization data and memories, and programming file generation.
- 12. Validate the design
  - Validate the design on FPGA and debug as necessary using the design tools provided with the Libero SoC design suite.



# 2. Component Configuration (Ask a Question)

The first step in the custom flow is to configure your components using a Libero reference project (also called first Libero project in Table 1-1). In subsequent steps, you use data from this reference project.

If you are using any components listed earlier, under the Overview in your design, perform the steps described in this section.

If you are not using any of the above components, you can write your RTL outside of Libero and directly import it into your Synthesis and Simulation tools. You can then proceed to the post-synthesis section and only import your post-synthesis \*.vm netlist into your final Libero implementation project (also called second Libero project in Table 1-1).

# 2.1. Component Configuration Using Libero (Ask a Question)

After selecting the components that must be used from the preceding list, perform the following steps:

- 1. Create a new Libero project (Core Configuration and Generation): Select the Device and Family that you target your final design to.
- 2. Use one or more of the cores mentioned in Custom Flow.
  - a. Create a SmartDesign and configure the desired core and instantiate it in the SmartDesign component.
  - b. Promote all the pins to top level.
  - c. Generate the SmartDesign.
  - d. Double click the **Simulate** tool (any of Pre-Synthesis or Post-Synthesis or Post-Layout options) to invoke the simulator. You can exit the simulator after it is invoked. This step generates the simulation files necessary for your project.



**Tip:** You must perform this step if you want to simulate your design outside Libero.

For more information, see Simulating Your Design.

e. Save your project—this is your reference project.

# 2.2. Component Manifests (Ask a Question)

When you generate your components, a set of files is generated for each component. The Component Manifest report details the set of files generated and used in each subsequent step (Synthesis, Simulation, Firmware Generation, and so on). This report gives you the locations of all the generated files needed to proceed with the Custom Flow. You can access the component manifest in the **Reports** area: Click <code>Design > Reports</code> to open the **Reports** tab. In the **Reports** tab, you see a set of <code>manifest.txt</code> files (Overview), one for each component you generated.



**Tip:** You must set a component or module as "root" to see the component manifest file contents in the **Reports** tab.

Alternatively, you can access the individual manifest report files for each core component generated or SmartDesign component from cproject>/component/work/<component name>/<instance name>/<component name>\_manifest.txt Or cproject>/component/work/<SmartDesign name>\_manifest.txt. You can also access the manifest file contents of each component generated from the new Components tab in Libero, where the file locations are mentioned with respect to the project directory.



Figure 2-1. Accessing Component Manifest Report Files from Libero Reports Tab





Figure 2-2. Accessing Component Manifest Report Files from Libero Components Tab



Focus on the following Component Manifest reports:

- If you instantiated cores into a SmartDesign, read the file <smartdesign name> manifest.txt.
- If you created components for cores, read the <core\_component\_name>\_manifest.txt.

You must use all Component Manifests reports that apply to your design. For example, if your project has a SmartDesign with one or more core components instantiated in it and you intend to use them all in your final design, then you must select files listed in the Component Manifests reports of all those components for use in your design flow.

# 2.3. Interpreting Manifest Files (Ask a Question)

When you open a component manifest file, you see paths to files in your Libero project and pointers on where in the design flow to use them. You might see the following types of files in a manifest file:



- HDL source files for all Synthesis and Simulation tools
- Stimulus files for all Simulation tools
- Constraint files

#### Following is the Component Manifest of a PolarFire core component.

```
HDL source files for all Synthesis and Simulation tools:

D:/Designs/manifestex/component/Actel/SgCore/PF_SYSTEM_SERVICES/3.0.100/rtl/vlog/core/
CoreSysServices_PF_APBS.v

D:/Designs/manifestex/component/Actel/SgCore/PF_SYSTEM_SERVICES/3.0.100/rtl/vlog/core/
CoreSysServices_PF_Ctrl.v

D:/Designs/manifestex/component/Actel/SgCore/PF_SYSTEM_SERVICES/3.0.100/rtl/vlog/core/
CoreSysServices_PF_ReqArbiter.v

D:/Designs/manifestex/component/Actel/SgCore/PF_SYSTEM_SERVICES/3.0.100/rtl/vlog/core/
CoreSysServices_PF_MBXIF.v

D:/Designs/manifestex/component/Actel/SgCore/PF_SYSTEM_SERVICES/3.0.100/rtl/vlog/core/
CoreSysServices_PF_SSIIF.v

D:/Designs/manifestex/component/work/PF_SYSTEM_SERVICES_C0/PF_SYSTEM_SERVICES_C0_0/rtl/
vlog/core/PF_System_Services.v

D:/Designs/manifestex/component/work/PF_SYSTEM_SERVICES_C0/PF_SYSTEM_SERVICES_C0.v
```

Each type of file is necessary downstream in your design flow. The following sections describe integration of the files from the manifest into your design flow.



# 3. Constraint Generation (Ask a Question)

When performing configuration and generation, ensure to write/generate the SDC/PDC/NDC constraint files for the design to pass them to Synthesis, Place-and-Route, and Verify Timing tools.

Use the Derive Constraints utility outside of the Libero environment to generate constraints instead of writing them manually. To use the Derive Constraint utility outside of the Libero environment, you must:

- Supply user HDL, component HDL, and component SDC constraint files
- Specify the top level module
- Specify the location where to generate the derived constraint files

The SDC component constraints are available under component/work/<component
name>/<instance\_name>/ directory after component configuration and generation.

For more details on how to generate constraints for your design, see Appendix C—Derive Constraints.



# 4. Synthesizing Your Design (Ask a Question)

One of the primary features of the Custom Flow is to allow you to use a third-party synthesis tool outside Libero. The custom flow supports the use of Synopsys SynplifyPro. To synthesize your project, use the following procedure:

- 1. Create a new project in your Synthesis tool, targeting the same device family, die, and package as the Libero project you created.
  - a. Import your own RTL files as you normally do.
  - b. Set the Synthesis output to be Structural Verilog (.vm).



**Tip:** Structural Verilog (.vm) is the only supported synthesis output format in PolarFire.

- 2. Import Component HDL files into your Synthesis project:
  - a. For each Component Manifests Report: For each file under HDL source files for all Synthesis and Simulation tools, import the file into your Synthesis Project.
- 3. Import the file polarfire\_syn\_comps.v (if using Synopsys Synplify) from <Libero Installation location>/data/aPA5M to your Synthesis project.
- 4. Import the previously generated SDC file through the Derived Constraint tool (see Appendix A—Sample SDC Constraints) into the Synthesis tool. This constraint file constrains the synthesis tool to achieve timing closure with less effort and fewer design iterations.

# **>**

#### Important:

- If you plan to use the same \*.sdc file to constrain Place-and-Route during the design implementation phase, you must import this \*.sdc into the synthesis project. This is to ensure that there are no design object name mismatches in the synthesized netlist and the Place-and-Route constraints during the implementation phase of the design process. If you do not include this \*.sdc file in the Synthesis step, the netlist generated from Synthesis may fail the Place and Route step because of design object name mismatches.
  - a. Import Netlist Attributes \*.ndc, if any, into the Synthesis tool.
  - b. Run Synthesis.
- The location of your Synthesis tool output has the \*.vm netlist file generated post Synthesis. You must import the netlist into the Libero Implementation Project to continue with the design process.



# 5. Simulating Your Design (Ask a Question)

To simulate your design outside of Libero (that is, using your own simulation environment and simulator), perform the following steps:

- 1. Design Files:
  - a. Pre-Synthesis simulation:
    - Import your RTL into your simulation project.
    - For each Component Manifests Report.
      - Import each file under HDL source files for all Synthesis and Simulation tools into your simulation project.
    - Compile these files as per your simulator's instructions.
  - b. Post-synthesis simulation:
    - Import your post-synthesis \*.vm netlist (generated in Synthesizing Your Design) into your simulation project and compile it.
  - c. Post-layout simulation:
    - First, complete implementing your design (see Implementing Your Design). Ensure that your final Libero project is in post-layout state.
    - Double-click Generate BackAnnotated Files in the Libero Design Flow window. It generates two files:

- Import both of these files into your simulation tool.
- 2. Stimulus and Configuration files:
  - a. For each Component Manifests Report:
    - Copy all files under the Stimulus Files for all Simulation Tools sections to the root directory of your Simulation project.
  - b. Ensure that any Tcl files in the preceding lists (in step 2.a) are executed first, before the start of simulation.
  - c. UPROM.mem: If you use the UPROM core in your design with the option **Use content for simulation** enabled for one or more data storage clients that you wish to simulate, you must use the executable pa4rtupromgen (pa4rtupromgen.exe on windows) to generate the UPROM.mem file. The pa4rtupromgen executable takes the UPROM.cfg file as inputs through a Tcl script file and outputs the UPROM.mem file required for simulations. This UPROM.mem file must be copied to the simulation folder prior to the simulation run. An example showing the pa4rtupromgen executable usage is provided in the following steps. The UPROM.cfg file is available in the directory <Project>/component/work/<uPROM component name>/ <uPROM instance name> in the Libero project that you used to generate the UPROM component.
  - d. snvm.mem: If you use the System Services core in your design and configured the **sNVM** tab in the core with the option **Use content for simulation** enabled for one or more clients that you wish to simulate, a snvm.mem file is automatically generated to the directory <Project>/component/work/<PolarFire System Services component name>/<uPROM instance name> in the Libero project that you used to generate the System Services component. This snvm.mem file must be copied to the simulation folder prior to the simulation run.
- 3. Create a working folder and a sub-folder named **simulation** under the working folder.



The pa4rtupromgen executable expect the presence of the **simulation** sub folder in the working folder and the \*.tcl script is placed in the **simulation** sub folder.

- 4. Copy the UPROM.cfg file from the first Libero project created for component generation into the working folder.
- 5. Paste the following commands in a \*.tcl script and place it in the simulation folder created in step 3.

```
Sample *.tcl for PolarFire and PolarFire Soc Family devices to generate URPOM.mem file from UPROM.cfg
set_device -fam <family> -die <internal_die_name> -pkg <internal_pkg_name>
set_input_cfg -path <path_to_UPROM.cfg>
set_sim_mem -path <path_to_UPROM_Initialization_File/UPROM.mem>
gen_sim -use_init false
```

For the proper internal name to use for the die and package, see the \*.prjx file of the first Libero project (used for component generation).

The argument use init must be set to false.

Use the set\_sim\_mem command to specify the path to the output file UPROM.mem that is generated upon execution of the script file with the pa4rtupromgen executable.

6. At the command prompt or cygwin terminal, go to the working directory created in step 3. Execute the pa4rtupromgen command with the--script option and pass to it the \*.tcl script created in the previous step.

For Windows®:

```
<Libero_SoC_release_installation>/designer/bin/pa4rtupromgen.exe \
--script./simulation/<Tcl_script_name>.tcl
```

# For Linux®:

```
<Libero_SoC_release_installation>/bin/pa4rtupromgen
--script./simulation/<tcl_script_name>.tcl
```

- 7. After successful execution of the pa4rtupromgen executable, check that the UPROM.mem file is generated in the location specified in the set sim mem command in the \*.tcl script.
- 8. To simulate the sNVM, copy the snvm.mem file from your first Libero project (used for component configuration) into the top level simulation folder of your simulation project to run simulation (outside of Libero SoC). To simulate UPROM contents, copy the generated UPROM.mem file into the top level simulation folder of your simulation project to run simulation (outside of Libero SoC).



**Important:** To simulate the functionality of SoC Components, download the precompiled PolarFire simulation libraries and import them into your simulation environment as described here. For more details, see Appendix B—Importing Simulation Libraries into Simulation Environment.



# 6. Implementing Your Design (Ask a Question)

After completing the Synthesis and Post-Synthesis simulation in your environment, you must use Libero again to physically implement your design, run timing and power analysis, and generate your programming file.

- 1. Create a new Libero project for the physical implementation and layout of the design. Ensure to target the same device as in the reference project you created in Component Configuration.
- 2. After project creation, remove Synthesis from the tool chain in the **Design Flow** window (Project > Project Settings > Design Flow > Uncheck Enable Synthesis).
- 3. Import your post-synthesis \*.vm file into this project, (File > Import > Synthesized Verilog Netlist (VM)).



**Tip:** It is recommended that you create a link to this file, so that if you resynthesize your design, Libero always uses the latest post-synthesis netlist.

a. In the **Design Hierarchy** window, note the name of the root module.

Figure 6-1. Root Module in Design Hierarchy



- 4. Import the constraints into the Libero project. Use the **Constraint Manager** to import \*.pdc/\*.sdc/\*.ndc **constraints**.
  - a. Import I/O \*.pdc constraint files (Constraints Manager > I/O Attributes >
     Import).
  - b. Import Floorplanning \*.pdc constraint files (Constraints Manager > Floor Planner > Import).
  - c. Import \*.sdc timing constraint files (Constraints Manager > Timing > Import). If your design has any of the cores listed in Overview, ensure to import the SDC file generated through derive constraint tool.
  - d. Import \*.ndc constraint files (Constraints Manager > Netlist Attributes >
     Import).
- 5. Associate Constraints Files to design tools.



a. Open Constraint Manager (Manage Constraints > Open Manage Constraints View). Check the Place-and-Route and Timing Verification check box next to the constraint file to establish constraint file and tool association. Associate the \*.pdc constraint to Place-and-Route and the \*.sdc to both Place-and-Route and Timing Verification. Associate the \*.ndc file to Compile Netlist.



**Tip:** If Place and Route fails with this \*.sdc constraint file, then import this same \*.sdc file to synthesis and re-run synthesis.

- 6. Click **Compile Netlist** and then Place and Route to complete the layout step.
- 7. The Configure Design Initialization Data and Memories tool allows you to initialize design blocks, such as LSRAM, μSRAM, XCVR (transceivers), and PCIe using data stored in nonvolatile μPROM, sNVM, or external SPI Flash storage memory. The tool has the following tabs for defining the specification of the design initialization sequence, the specification of the initialization clients, user data clients.
  - Design Initialization tab
  - µPROM tab
  - sNVM tab
  - SPI Flash tab
  - Fabric RAMs tab

Use the tabs in the tool to configure the design initialization data and memories.

Figure 6-2. Design Initialization Data and Memories





After completing the configuration, perform the following steps to program the initialization data:

- · Generate initialization clients
- Generate or export the bitstream
- Program the device

For detailed information on how to use this tool, see Libero SoC Design Flow User Guide. For more information on the Tcl commands used to configure various tabs in the tool and specify memory configuration files (\*.cfg), see Tcl Commands Reference Guide.

8. Generate a Programming File from this project and use it to program your FPGA.



#### 7. Appendix A—Sample SDC Constraints (Ask a Question)

Libero SoC generates SDC timing constraints for certain IP cores, such as CCC, OSC, Transceiver and so on. Passing the SDC constraints to design tools increases the chance of meeting timing closure with less effort and fewer design iterations. The full hierarchical path from the top-level instance is given for all design objects referenced in the constraints.

#### 7.1. SDC Timing Constraints (Ask a Question)

In the Libero IP core reference project, this top-level SDC constraint file is available from the Constraint Manager (Design Flow > Open Manage Constraint View > Timing > Derive Constraints).



**Important:** See this file to set the SDC constraints if your design contains CCC, OSC, Transceiver, and other components. Modify the full hierarchical path, if necessary, to match your design hierarchy or use the Derive Constraints utility and steps in Appendix C—Derive Constraints on the component level SDC file. Save the file to a different name and import the SDC file to the synthesis tool, Place-and-Route Tool, and Timing Verifications, just like any other SDC constraint files.

#### 7.1.1. Derived SDC File (Ask a Question)

```
# This file was generated based on the following SDC source files:
# /drive/icicle kit ref des/icicle-kit-reference-design-master/MPFS ICICLE/component/work/
PF CCC_C0/PF CCC_C0_0/PF CCC_C0_PF_CCC_C0_0_PF_CCC.sdc
# /drive/icicle_kit_ref_des/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/
CLK_DIV/CLK_DIV_0/CLK_DIV_0_PF_CLK_DIV.sdc # /drive/icicle_kit_ref_des/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/
TRANSMIT PLL/TRANSMIT PLL 0/TRANSMIT PLL TRANSMIT PLL 0 PF TX PLL.sdc
# /drive/icicle kit ref des/icicle-kit-reference-design-master/MPFS ICICLE/component/work/
DMA INITIATOR/DMA INITIATOR O/DMA INITIATOR.sdc
 \begin{tabular}{ll} \# /drive/icicle & k\bar{i}t & ref_des/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/fic0_INITIATOR_0/fic0_INITIATOR.sdc \end{tabular} 
# /drive/icicle kit_ref des/icicle-kit-reference-design-master/MPFS ICICLE/component/work/
ICICLE MSS/ICICLE MSS.sdc
# /drive/icicle_kit_ref_des/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/
PF_PCIE_CO/PF_PCIE_CO_0/PF_PCIE_CO_PF_PCIE_CO_0_PF_PCIE.sdc
# \( \frac{7}{\text{drive}} \) icicle_kit_ref_des/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/
PCIE INITIATOR/PCIE INITIATOR O/PCIE INITIATOR.sdc
# /drive/aPA5M/cores/constraints/osc_rc160mhz.sdc
# *** Any modifications to this file will be lost if derived constraints is re-run. ***
create clock -name {CLOCKS AND RESETS inst 0/OSCILLATOR 160MHz inst 0/OSCILLATOR 160MHz 0/
I OSC \overline{1}60/\text{CLK}} -period 6.2\overline{5}
[ get pins { CLOCKS AND RESETS inst 0/OSCILLATOR 160MHz inst 0/OSCILLATOR 160MHz 0/
I_OSC_160/CLK } ]
create_clock -name {REF_CLK_PAD_P} -period 10 [ get_ports { REF_CLK_PAD_P } ] create_clock -name {CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/
DIV CLK } -period 8
[ get pins { CLOCKS AND RESETS inst 0/TRANSMIT PLL 0/TRANSMIT PLL 0/txpll isnt 0/DIV CLK } ]
create generated clock -name {CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0} -multiply_by 25 -divide_by 32 -source
[ get pins { CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/REF CLK 0 } ]
-phase 0
[ get_pins { CLOCKS_AND_RESETS_inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/OUT0 } ]
create generated clock -name {CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1} -multiply_by 25 -divide_by 32 -source
[ get pins { CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/REF CLK 0 } ]
-phase 0
[ get pins { CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/OUT1 } ]
create generated clock -name {CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pl1_inst_0/OUT2} -multiply_by 25 -divide_by 32 -source
[ get pins { CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/REF CLK 0 } ]
-phase 0
[ get pins { CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/OUT2 } ]
```



```
create generated clock -name {CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/
OUT3} -multiply by 25 -divide by 64 -source
[ get_pins { CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/REF_CLK_0 } ]
-phase 0
[ get pins { CLOCKS AND RESETS inst 0/CCC FIC x CLK/PF CCC C0 0/pll inst 0/OUT3 } ]
create generated clock -name {CLOCKS AND RESETS inst 0/CLK 160MHz to CLK 80MHz/CLK DIV 0/I CD/
Y DIV} -divide by 2 -source
[get_pins { CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/A } ]
[ get_pins { CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV } ]
set false path -through [ get nets { DMA INITIATOR inst 0/ARESETN* } ]
set false path -from [ get cells { DMA INITIATOR inst 07*/SlvConvertor loop[*].slvcnv/slvCDC/
genblk1*/rdGrayCounter*/cntGray*
-to [ get cells { DMA_INITIATOR_inst_0/*/SlvConvertor_loop[*].slvcnv/slvCDC/genblk1*/
rdPtr s1* } ]
set_false_path -from [ get_cells { DMA_INITIATOR_inst_0/*/SlvConvertor_loop[*].slvcnv/slvCDC/
genblk1*/wrGrayCounter*/cntGray* } ]
-to [ get_cells { DMA_INITIATOR_inst_0/*/SlvConvertor_loop[*].slvcnv/slvCDC/genblk1*/wrPtr s1* } ]
set_false_path -through [ get_nets { FICO_INITIATOR_inst_0/ARESETN* }
set false path -to [ get pins { PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[0] PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[1] PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[2] PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[3] PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[4] PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[5]
PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[6] PCIE/PF PCIE CO 0/PCIE 1/INTERRUPT[7] PCIE/PF PCIE CO 0/
PCIE 1/WAKEREQ PCIE/PF PCIE CO 0/PCIE 1/MPERST N } ]
set_false_path -from [ get_pins { PCIE/PF_PCIE_C0_0/PCIE_1/TL_CLK } ]
set_false_path -through [ get_nets { PCIE_INITIATOR_inst_0/ARESETN* } ]
```



# 8. Appendix B—Importing Simulation Libraries into Simulation Environment (Ask a Question)

The default simulator for RTL simulation with Libero SoC is QuestaSim® Pro ME. Precompiled libraries for default simulator are available with Libero installation at directory <install location>/Designer/lib/questasim/precompiled/vlog for supported families.

Libero SoC also supports other third-party simulators editions of ModelSim, VCS, Xcelium<sup>™</sup>, Active HDL, and Riviera Pro. Download respective pre-compiled libraries from the Pre-Compiled Simulation Libraries page based on the simulator and its version.

Similar to Libero environment, run. do file must be created to run simulation outside Libero.

Create a simple run.do file that has commands to establish library for compilation results, library mapping, compilation, and simulation. Follow the steps to create a basic run.do file.

- 1. Create a logical library to store compilation results using vlib command vlib presynth.
- 3. Compile source files—use language-specific compiler commands to compile design files into working directory.
  - vlog for .v/.sv
  - vcom for .vhd
- 4. Load the design for simulation using vsim command by specifying name of any top-level module.
- 5. Simulate the design using run command.

After loading the design, simulation time is set to zero, and you can enter the run command to begin simulation.

In the simulator transcript window, execute run.do file as run.do run the simulation. Sample run.do file as follows.

```
quietly set ACTELLIBNAME PolarFire
quietly set PROJECT_DIR "W:/Test/basic_test"
if {[file exists presynth/_info]} { echo "INFO: Simulation library presynth exists" }
else { file delete -force presynth vlib presynth }
vmap presynth presynth
vmap PolarFire "X:/Libero/Designer/lib/questasim/precompiled/vlog/PolarFire"
vlog -sv -work presynth "${PROJECT_DIR}/hdl/top.v"
vlog "+incdir+${PROJECT_DIR}/stimulus" -sv -work presynth "${PROJECT_DIR}/stimulus/tb.v"
vsim -L PolarFire -L presynth -t lps presynth.tb add wave /tb/* run 1000ns log /tb/*
exit
```



# 9. Appendix C—Derive Constraints (Ask a Question)

This appendix describes the Derive Constraints Tcl commands.

#### 9.1. Derive Constraints Tcl Commands (Ask a Question)

The derive\_constraints utility helps you derive constraints from the RTL or the configurator outside the Libero SoC design environment. To generate constraints for your design, you need the User HDL, Component HDL, and Component Constraints files. The SDC component constraints files are available under cproject>/component/work/<component name>/<instance\_name>/
directory after component configuration and generation.

Each component constraint file consists of the set\_component tcl command (specifies the component name) and the list of constraints generated after configuration. The constraints are generated based on the configuration and are specific to each component.

Example 9-1. Component Constraint File for the PF CCC Core

Here is an example of a component constraint file for the PF\_CCC core:

```
set_component PF_CCC_C0_PF_CCC_C0_0_PF_CCC
# Microchip Corp.
# Date: 2021-Oct-26 04:36:00
# Base clock for PLL #0
create_clock -period 10 [ get_pins { pll_inst_0/REF_CLK_0 } ]
create_generated_clock -divide_by 1 -source [ get_pins { pll_inst_0/REF_CLK_0 } ]
-phase 0 [ get_pins { pll_inst_0/OUT0 } ]
```

Here, <code>create\_clock</code> and <code>create\_generated\_clock</code> are reference and output clock constraints respectively, which are generated based on the configuration.

# 9.1.1. Working with derive\_constraints Utility (Ask a Question)

Derive constraints traverse through the design and allocate new constraints for each instance of component based on previously provided component SDC files. For the CCC reference clocks, it propagates back through the design to find the source of the reference clock. If the source is an I/O, the reference clock constraint will be set on the I/O. If it is a CCC output or another clock source (for example, Transceiver, oscillator), it uses the clock from the other component and reports a warning if the intervals do not match. Derive constraints will also allocate constraints for some macros like on-chip oscillators if you have them in your RTL.

To execute the derive\_constraints utility, you must supply a .tcl file command-line argument with the following information in the specified order.

- 1. Specify device information using the information in section set\_device.
- 2. Specify path to the RTL files using the information in section read\_verilog or read\_vhdl.
- 3. Set top level module using the information in section set\_top\_level.
- 4. Specify path to the component SDC files using the information in section read\_sdc or read\_ndc.
- 5. Execute the files using the information in section derive\_constraints.
- 6. Specify path to the SDC derived constraints file using the information in section write\_sdc or write pdc or write ndc.



#### **Example 9-2.** Execution and Contents of the derive.tcl File

The following is an example command-line argument to execute the derive constraints utility.

```
$ libero_installation_path>/bin{64}/derive_constraints derive.tcl
```

#### The contents of the derive.tcl file:

```
# Device information
set_device -family PolarFire -die MPF100T -speed -1
# RTL files
read verilog -mode system verilog project/component/work/txpll0/
txpl10 txpl10 0 PF TX PLL.v
read verilog -mode system_verilog {project/component/work/txpll0/txpll0.v}
read_verilog -mode system_verilog {project/component/work/xcvr0/I_XCVR/
xcvr0 I XCVR PF XCVR.v}
read_verilog -mode system_verilog {project/component/work/xcvr0/xcvr0.v}
read_vhdl -mode vhdl_2008 {project/hdl/xcvr1.vhd}
#Component SDC files
set top level {xcvr1}
read sdc -component {project/component/work/txpll0/txpll0 0/
txpl10 txpl10 0 PF TX PLL.sdc}
read sdc -component {project/component/work/xcvr0/I_XCVR/
xcvr0_I_XCVR_PF_XCVR.sdc}
#Use derive_constraint command
derive_constraints
#SDC/PDC/NDC result files
write_sdc {project/constraint/xcvr1 derived constraints.sdc}
write_pdc {project/constraint/fp/xcvr1_derived_constraints.pdc}
```

### 9.1.2. set\_device (Ask a Question)

# Description

Specify family name, die name, and speed grade.

```
set_device -family <family_name> -die <die_name> -speed <speed>
```

#### **Arguments**

Parameter	Туре	Description
-family <family_name></family_name>	String	Specify the family name. Possible values are PolarFire **, PolarFire SoC.
-die <die_name></die_name>	String	Specify the die name.
-speed <speed></speed>	String	Specify the device speed grade. Possible values are STD or -1.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

#### **List of Errors**

Error Code	Error Message	Description
ERR0023	Required parameter—die is missing	The die option is mandatory and must be specified.
ERR0005	Unknown die 'MPF30'	The value of -die option is not correct. See the possible list of values in option's description.
ERR0023	Parameter—die is missing value	The die option is specified without value.
ERR0023	Required parameter—family is missing	The family option is mandatory and must be specified.



set_device	set_device (continued)		
Error Code Error Message		Description	
ERR0004	Unknown family 'PolarFire <sup>®</sup> '	The family option is not correct. See the possible list of values in option's description.	
ERR0023	Parameter—family is missing value	The family option is specified without value.	
ERR0023	Required parameter—speed is missing	The speed option is mandatory and must be specified.	
ERR0007	Unknown speed ' <speed>'</speed>	The speed option is not correct. See the possible list of values in option's description.	
ERR0023	Parameter—speed is missing value	The speed option is specified without value.	

# **Example**

```
set_device -family {PolarFire} -die {MPF300T_ES} -speed -1
set_device -family SmartFusion 2 -die M2S090T -speed -1
```

# 9.1.3. read\_verilog (Ask a Question)

# Description

Read a Verilog file using Verific.

read\_verilog [-lib <libname>] [-mode <mode>] <filename>

# **Arguments**

Parameter	Туре	Description
-lib <libname></libname>	String	Specify the library that contains the modules to be added into the library.
-mode <mode></mode>	String	Specify the Verilog standard. Possible values are verilog_95, verilog_2k, system_verilog_2005, system_verilog_2009, system_verilog, verilog_ams, verilog_psl, system_verilog_mfcu. Values are case insensitive. Default is verilog_2k.
filename	String	Verilog file name.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

# **List of Errors**

Error Code	Error Message	Description
ERR0023	Parameter—lib is missing value	The lib option is specified without value.
ERR0023	Parameter—mode is missing value	The mode option is specified without value.
ERR0015	Unknown mode ' <mode>'</mode>	The specified verilog mode is unknown. See the list of possible verilog mode in—mode option description.
ERR0023	Required parameter file name is missing	No verilog file path is provided.
ERR0016	Failed due to Verific's parser	Syntax error in verilog file. Verific's parser can be observed in the console above the error message.
ERR0012	set_device is not called	The device information is not specified. Use <code>set_device</code> command to describe the device.



# **Example**

read\_verilog -mode system\_verilog {component/work/top/top.v}
read\_verilog -mode system\_verilog\_mfcu design.v

# 9.1.4. read\_vhdl (Ask a Question)

# Description

Add a VHDL file into the list of VHDL files.

read\_vhdl [-lib <libname>] [-mode <mode>] <filename>

# **Arguments**

Parameter	Туре	Description
-lib <libname></libname>	_	Specify the library in which the content must be added.
-mode <mode></mode>	_	Specifies the VHDL standard. Default is VHDL_93. Possible values are vhdl_93, vhdl_87, vhdl_2k, vhdl_2008, vhdl_psl. Values are case insensitive.
filename	<del>_</del>	VHDL file name.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

#### **List of Errors**

<b>Error Code</b>	Error Message	Description
ERR0023	Parameter—lib is missing value	The lib option is specified without value.
ERR0023	Parameter—mode is missing value	The mode option is specified without value.
ERR0018	Unknown mode ' <mode>'</mode>	The specified VHDL mode is unknown. See the list of possible VHDL mode in—mode option description.
ERR0023	Required parameter file name is missing	No VHDL file path is provided.
ERR0019	Unable to register invalid_path.v file	The specified VHDL file does not exist or does not have read permissions.
ERR0012	set_device is not called	The device information is not specified. Use ${\tt set\_device}$ command to describe the device.

# **Example**

read\_vhdl -mode vhdl\_2008 osc2dfn.vhd
read\_vhdl {hdl/top.vhd}

# 9.1.5. set\_top\_level (Ask a Question)

#### Description

Specify the name of the top-level module in RTL.

set\_top\_level [-lib <libname>] <name>



# **Arguments**

Parameter	Туре	Description
-lib <libname></libname>	String	The library to search for the top-level module or entity (Optional).
name	String	The top-level module or entity name.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

# **List of Errors**

Error Code	Error Message	Description
ERR0023	Required parameter top level is missing	The top level option is mandatory and must be specified.
ERR0023	Parameter—lib is missing value	The lib option is specified without values.
ERR0014	Unable to find top level <top> in library <lib></lib></top>	The specified top-level module is not defined in the provided library. To fix this error, the top module or library name must be corrected.
ERR0017	Elaborate failed	Error in RTL elaboration process. The error message can be observed from the console.

# **Example**

```
set_top_level {top}

set_top_level -lib hdl top
```

# 9.1.6. read\_sdc (Ask a Question)

# Description

Read a SDC file into the component database.

read\_sdc -component <filename>

# **Arguments**

Parameter	Туре	Description
-component	_	This is a mandatory flag for read_sdc command when we derive constraints.
filename	String	Path to the SDC file.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

# **List of Errors**

Error Code	Error Message	Description
ERR0023	Required parameter file name is missing.	The mandatory option file name is not specified.
ERR0000	SDC file <file_path> is not readable.</file_path>	The specified SDC file does not have read permissions.
ERR0001	Unable to open <file_path> file.</file_path>	The SDC file does not exist. The path must be corrected.
ERR0008	Missing set_component command in <file_path> file</file_path>	The specified component of SDC file does not specify the component.



read_sdc (continued)		
Error Code	Error Message	Description
ERR0009	<list errors="" file="" from="" of="" sdc=""></list>	The SDC file contains incorrect sdc commands. For example, when there is an error in set_multicycle_path constraint: Error while executing command read_sdc: in <sdc_file_path> file: Error in command set_multicycle_path: Unknown parameter [get_cells {reg_a}].</sdc_file_path>

# **Example**

read\_sdc -component {./component/work/ccc0/ccc0\_0/ccc0\_ccc0\_0\_PF\_CCC.sdc}

# 9.1.7. read\_ndc (Ask a Question)

# Description

Read an NDC file into the component database.

read ndc -component <filename>

# **Arguments**

Parameter	Туре	Description
-component	_	This is a mandatory flag for read_ndc command when we derive constraints.
filename	String	Path to the NDC file.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

#### **List of Errors**

Error Code	Error Message	Description
ERR0001	Unable to open <file_path> file</file_path>	The NDC file does not exist. The path must be corrected.
ERR0023	Required parameter—AtclParamO_ is missing.	The mandatory option filename is not specified.
ERR0023	Required parameter—component is missing.	Component option is mandatory and must be specified.
ERR0000	NDC file ' <file_path>' is not readable.</file_path>	The specified NDC file does not have read permissions.

# **Example**

read\_ndc -component {component/work/ccc1/ccc1\_0/ccc\_comp.ndc}

# 9.1.8. derive\_constraints (Ask a Question)

#### Description

Instantiate component SDC files into the design-level database.

derive\_constraints

#### **Arguments**

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.



# **List of Errors**

Error Code	Error Message	Description
ERR0013	Top-level is not defined	This means that the top-level module or entity is not specified. To fix this call, issue the
		set_top_level command before the derive_constraints command.

# **Example**

derive\_constraints

# 9.1.9. write\_sdc (Ask a Question)

# Description

Writes a constraint file in SDC format.

write\_sdc <filename>

# **Arguments**

Parameter	Туре	Description
<filename></filename>		Path to the SDC file will be generated. This is a mandatory option. If the file exists, it will be overwritten.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

# **List of Errors**

Error Code	Error Message	Description
ERR0003	Unable to open <file path=""> file.</file>	File path is not correct. Check whether the parent directories exist.
ERR0002	SDC file ' <file path="">' is not writable.</file>	The specified SDC file does not have write permission.
ERR0023	Required parameter file name is missing.	The SDC file path is a mandatory option and must be specified.

# **Example**

write\_sdc "derived.sdc"

# 9.1.10. write\_pdc (Ask a Question)

# Description

Writes physical constraints (Derive Constraints only).

write\_pdc <filename>

# **Arguments**

Parameter	Туре	Description
<filename></filename>	String	Path to the PDC file will be generated. This is a mandatory option. If the file path exists, it will be overwritten.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.



# **List of Errors**

Error Code	Error Messages	Description
ERR0003	Unable to open <file path=""> file</file>	The file path is not correct. Check whether the parent directories exist.
ERR0002	PDC file ' <file path="">' is not writeable.</file>	The specified PDC file does not have write permission.
ERR0023	Required parameter file name is missing	The PDC file path is a mandatory option and must be specified.

# Example

write\_pdc "derived.pdc"

# 9.1.11. write\_ndc (Ask a Question)

# Description

Writes NDC constraints into a file.

write\_ndc <filename>

# **Arguments**

Parameter	Туре	Description
filename	String	Path to the NDC file will be generated. This is a mandatory option. If the file exists, it will be overwritten.

Return Type	Description
0	Command succeeded.
1	Command failed. There is an error. You can observe the error message in the console.

#### **List of Errors**

Error Code	Error Messages	Description
ERR0003	Unable to open <file_path> file.</file_path>	File path is not correct. The parent directories do not exist.
ERR0002	NDC file ' <file_path>' is not writable.</file_path>	The specified NDC file does not have write permission.
ERR0023	Required parameter _AtclParamO_ is missing.	The NDC file path is a mandatory option and must be specified.

# **Example**

write\_ndc "derived.ndc"

# 9.1.12. add\_include\_path (Ask a Question)

# Description

Specifies a path to search include files when reading RTL files.

add\_include\_path <directory>

# **Arguments**

Parameter	Туре	Description
directory	String	Specifies a path to search include files when reading RTL files. This option is mandatory.

Return Type	Description
0	Command succeeded.



add_include_path (continued)		
Return Type	Description	
1	Command failed. There is an error. You can observe the error message in the console.	

#### **List of Errors**

Error Code	Error Message	Description
ERR0023	Required parameter include path is missing.	The directory option is mandatory and must be provided.

**Note:** If the directory path is not correct, then add\_include\_path will be passed without an error. However, read verilog/read vhd commands will fail due to Verific's parser.

# **Example**

 $\verb|add_include_path| component/work/COREABC0/COREABC0_0/rtl/vlog/core| \\$ 



# 10. Revision History (Ask a Question)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
G	05/2025	This document is released with Libero SoC Design Suite v2025.1 without changes from v2024.2.
F	08/2024	<ul> <li>The following changes are made in this revision:</li> <li>Updated section Appendix B—Importing Simulation Libraries into Simulation Environment.</li> </ul>
E	08/2024	<ul> <li>The following changes are made in this revision:</li> <li>Updated section Overview.</li> <li>Updated section Derived SDC File.</li> <li>Updated section Appendix B—Importing Simulation Libraries into Simulation Environment.</li> </ul>
D	02/2024	This document is released with Libero 2024.1 SoC Design Suite without changes from v2023.2. Updated section Working with derive_constraints Utility
С	08/2023	This document is released with Libero 2023.2 SoC Design Suite without changes from v2023.1.
В	04/2023	This document is released with Libero 2023.1 SoC Design Suite without changes from v2022.3.
Α	12/2022	Initial Revision.



# Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at <a href="https://www.microchip.com/support">www.microchip.com/support</a>. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

# **Microchip Information**

#### **Trademarks**

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at <a href="https://www.microchip.com/en-us/about/legal-information/microchip-trademarks">https://www.microchip.com/en-us/about/legal-information/microchip-trademarks</a>.

ISBN: 979-8-3371-1123-0

# **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.



# **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
   Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

