## Libero® SoC v2021.3

# RTG4<sup>™</sup> FCCC with Enhanced PLL Calibration Configurator User Guide

## Introduction


The RTG4<sup>™</sup> FCCC with Enhanced PLL Calibration Configurator generated circuit includes soft logic that performs calibration at power-up or when the PLL is reset. This ensures that the PLL lock is stable during normal operation within the supported RTG4 operating junction temperature range.

This document describes the RTG4 FCCC with Enhanced PLL Calibration Configurator. This configurator enables the configuration of two CCCs —CCC\_0 and CCC\_1. You must configure one or both of the CCCs. Enhanced lock PLL calibration soft logic is implemented for all the configured CCCs.

The enhanced PLL calibration removes any Fabric PLL lock stability dependence on the operating junction temperature across the supported RTG4 operating temperature range for non-triplicated PLL. For more information about the configuration options for the RTG4 FCCC with Enhanced PLL Calibration Configurator, see 2. Configuration Options.


The following figure shows the top-view of the RTG4 FCCC with Enhanced PLL Calibration Configurator.

Figure 1. RTG4 FCCC with Enhanced PLL Calibration Configurator



The RTG4 FCCC with Enhanced PLL Calibration Configurator enables you to configure two of the eight CCC/PLL blocks available on the RTG4 devices.

Figure 2. Clock Paths Overview



The Fabric CCC can condition up to 11 input clocks to generate up to four clocks. Each of the four output clocks can directly drive the global network and/or the local routing network.

Each of the four output clocks can be driven by:

- One of the eight PLL output phases
- One of the four General Purpose Divider (GPD) outputs
- · One of the eleven input clocks:
  - Dedicated Input Pad 0
  - Dedicated Input Pad 1
  - Dedicated Input Pad 2
  - Dedicated Input Pad 3
  - FPGA Fabric Input 0
  - FPGA Fabric Input 1
  - FPGA Fabric Input 2
  - FPGA Fabric Input 3
  - 50 MHz On-chip Oscillator
  - Clock Recovery Circuitry 0
  - Clock Recovery Circuitry 1

The reference clock of the PLL can be driven by one of the nine input clocks:

- · Four Dedicated Input Pads
- · Four FPGA Fabric Inputs
- 50 MHz On-chip Oscillator

Each of the four GPDs can be driven by either one of the nine input clocks (Dedicated Input Pad 0 through 3, Dedicated Fabric Input 0 through 3, and the 50 MHz Oscillator) or one of the eight PLL output phases. The configuration of the CCC can be broken down into the following three major blocks:

- Output Clocks GL[x]/Y[x] configuration
  - Clock source selection
  - Clocks frequency and phase configurations
- · PLL configuration
  - PLL clock generation configuration including external feedback support
- · GPD configuration

## **Table of Contents**

Intro	oducti	on	1			
1.	Calibration					
	1.1.	Calibration	5			
	1.2.	Recalibration				
2.	Configuration Options					
	2.1.	Basic Configuration	6			
	2.2.	Basic Tab	7			
	2.3.	Advanced Configuration	9			
	2.4.	Advanced Tab	10			
3.	PLL Options					
	3.1.	Lock Control	18			
	3.2.	Output Resynchronization After Lock Configuration	18			
	3.3.	Miscellaneous Options	19			
	3.4.	Recommendations for Dynamic Configuration	20			
	3.5.	Clock Frequency Requirements	21			
	3.6.	Constraints	21			
4.	Port	Description	23			
5.	Revi	sion History	27			
Mic	rochip	FPGA Support	28			
The	Micro	ochip Website	28			
Pro	duct (	Change Notification Service	28			
Cus	tome	r Support	28			
Mic	rochip	Devices Code Protection Feature	28			
Leg	al No	tice	29			
Trad	demai	rks	29			
Qua	ality M	anagement System	30			
M/o	-ldwid	a Salas and Sarvica	21			

#### 1. Calibration

Calibration consists of two processes:

- Calibration
- Recalibration

#### 1.1 Calibration

PLLs present in the fabric CCC in the RTG4 family might loose 'LOCK' at high temperatures. Review Customer Notifications19009A for more information.

In the CCC, 'loss of PLL lock' issue is addressed using soft logic that is added as part of the RTG4 FCCCECALIB generated circuit. The soft logic performs calibration at power-up or when the CCC is reset to ensure that the PLL lock is stable during the normal operation.

Internally, controller core, CorePLL\_ELOCK, writes the PLL registers through the APB interface. The register values are chosen such that the high VCO values are written first, wait for 150 us and then writes the Actual VCO values.

High VCO is chosen such that the value is in the range from 1.5 to 1.9 times of the actual VCO.

If both the CCCs are used in the design, then the CCC 0 registers is loaded first followed by the CCC 1 registers.

#### 1.2 Recalibration

Recalibration is the process of performing calibration again and this can happen in following scenarios:

- When the Enable Auto Reset on PLL loss of lock in the PLL Options tab is selected and the lock signal goes low, then the recalibration process gets triggered.
- 2. Reset is applied using PLL RST N.
- 3. If both the CCCs are used and if the power-down signal (CCC\_0\_POWERDOWN\_N or CCC\_1\_POWERDOWN\_N) goes low, then recalibration gets triggered for the corresponding CCC.
- If READY\_VDDPLL goes low, then the calibration process gets triggered—in this case, both the CCCs are calibrated.

During the recalibration process, the lock signals of the CCC that is CCC\_0\_LOCK and CCC\_1\_LOCK goes low if both CCC's are getting recalibrated. Otherwise, the corresponding CCC lock goes down and CCC\_<id>\_LOCK becomes low.

## 2. Configuration Options

The RTG4 FCCC with Enhanced PLL Calibration Configurator consists of the below configuration options.

### 2.1 Basic Configuration

This section describes basic configuration of the RTG4 FCCC with Enhanced PLL Calibration Configurator.

#### 2.1.1 CCC Location

You must choose a physical location for the CCC pair:

- CCC NW
- CCC NE
- CCC\_SW
- CCC SE

The package pin names for the selected location are displayed next to the dedicated pads in the **Advanced** tab of each CCC. It is important to ensure that the dedicated input pad selected in the configurator GUI matches the board-level clock input pin assignment.

#### 2.1.2 CCC Selection

Make your CCC selection (CCC\_0, CCC\_1, or BOTH). The Basic, Advanced, and PLL Options tabs will reflect the selections you made by graying-out any CCC tab that is not selected for configuration.

#### 2.1.3 Reset Type

Following reset type options are added for the PLL\_RST\_N port in the configurator:

- Synchronous with CLK 50MHZ
- 2. Async Assert, Sync De-assert

#### Note:

Reset synchronizer for both the options are implemented internally.

#### 2.1.3.1 Synchronous with CLK\_50MHZ

Synchronous with CLK\_50MHZ has assertion and de-assertion of reset synchronous to CLK\_50MHZ. Default reset type is synchronous reset.

#### 2.1.3.2 Async Assert, Sync De-assert

Async Assert, Sync De-assert has asynchronous assertion and synchronus de-assertion of reset to CLK\_50MHZ. When you select asynchronous reset, the following warning message is shown:



When selecting the Asynchronous Assertion, Synchronous De - assertion reset type, it is recommended to use an SET mitigated approach when connecting an async reset signal to the PLL\_RST\_N input of this core. An external reset can enter the device using a CLKBUF macro on a GB# pin, or an RGRESET macro can be manually instantiated and connected to a triplicated internal logic cone. For more information, refer to *App Note AC463*.

#### 2.1.4 CCC Dynamic Configuration

**Enable Dynamic configuration** —When the **Enable Dynamic configuration** option is selected, an APB target interface is exposed to the FPGA fabric. There is one APB target interface per corner of the fabric, and thus the two CCCs in a given corner share the same dynamic configuration APB interface. This interface can be used to read or modify the CCC configuration registers from the FPGA fabric. Refer to the RTG4 Clocking Resources User Guide for the list of CCC Configuration registers.

You can choose to have Dynamic configuration for both CCCs. The Dynamic changes cannot alter any parameter that could result in loss of lock.

#### Note

It is recommended to configure CCC's in dynamic configuration only when locks of the CCC's are high.

When user performs dynamic configuration its user responsibility to not change the PLL registers as changing these registers will cause Loss of LOCK and which causes recalibration process to trigger again and user written PLL registers will be lost.

#### 2.1.5 Basic Flow


The following flow is recommended to configure the clock generated by the selected CCC for basic use cases:

- 1. Select the number of desired output clocks (up to four).
- 2. Set the required output frequency, for each selected output clock.
- Configure the CCC/PLL reference clock source and frequency. For an oscillator input, a 50 MHz oscillator is available.

In basic configuration, the PLL is always used to generate the output frequency. The feedback of the PLL is internal to the CCC. Click the **Basic** tab of the RTG4 FCCC with Enhanced PLL Calibration Configurator for the basic configuration of the selected CCC.

Actual output frequencies achieved by the RTG4 FCCC with Enhanced PLL Calibration Configurator are shown in the Actual column.

Figure 2-1. Basic CCC Configuration Tab



#### 2.2 Basic Tab


Below are the features available in Basic Tab of the RTG4 FCCC with Enhanced PLL Calibration Configurator.

#### 2.2.1 Output Clocks Selection

The GL0, GL1, GL2, and GL3 output clocks drive a global network in the FPGA fabric. Select at least one of the output clocks to specify the actual value of the configurator.

For output clock frequency, specify the required output clock frequency in the **Frequency** column. The **Actual** column displays the actual value that the configurator can achieve.


Figure 2-2. Output Clocks Selection



#### 2.2.2 Exact Value Option

The RTG4 FCCC with Enhanced PLL Calibration Configurator automatically tries to compute a configuration that meets the frequency requirements and all the internal CCC/PLL constraints. If the configurator is unable to find an exact solution for all requirements, it finds a configuration that globally minimizes the error between the required and actual frequency. When you click the **Exact Value** check box to turn on this option, it forces the configurator to generate the nearest actual frequency with a tolerance of 0.5 kHz.

Figure 2-3. Output Clock Frequency



#### 2.2.3 PLL Reference Clock Source and Frequency

The following sources are available from the reference clock menu.

- Dedicated Input Pad—The clock source is one of the four regular FPGA I/Os that have a dedicated path to the CCC.
- Fabric Input—The clock source is one of the four signals coming from the FPGA Fabric:
  - FPGA Fabric Input 0
  - FPGA Fabric Input 1
  - FPGA Fabric Input 2
  - FPGA Fabric Input 3
- Oscillators—The source is from the 50 MHz on-chip oscillator. The RCOSC\_50MHZ macro must be manually instantiated and connected to the CCC input pin if selected as the reference clock source.

### 2.3 Advanced Configuration

For advanced use cases, the following flow is recommended to configure the clock generated by the selected CCC:

Note: Flow proceeds from right to left in the GUI.


- 1. Select the number of desired output clocks (up to four).
- 2. Set the required output frequency, for each selected output clock. Output frequency cannot be set when the selected output clock has an input from a clock generated by Clock Recovery Circuitry.
- Select the desired reference clock input from which the output is derived, for each selected output clock. It can be:
  - One of CCC input clocks (PLL bypass mode), which can be one of four Dedicated Pads or one of four FPGA Fabric Inputs

- One of eight PLL output phases
- 50 MHz Oscillator
- One of two Clock Recovery Circuits
- 4. If required:
  - Select the PLL reference clock source and frequency
  - Select the PLL feedback source
- Enter the frequency of each selected source clock(s) either as the PLL reference or direct source for the
  output. The configurator uses those frequencies to compute the division factor of the PLL reference and
  feedback dividers as well as the GPD dividers.

The configurator automatically tries to compute a configuration that meets the frequency requirements and all the internal CCC/PLL constraints. If the configurator is unable to find an exact solution for all requirements, it finds a configuration that globally minimizes the error between the required and actual frequency.

Actual data (divider settings, PLL output frequency, and actual outputs frequencies) are shown in the **Advanced** tab in blue.

Figure 2-4. Advanced Options




#### 2.4 Advanced Tab

The Advanced tab inherits settings from the Basic tab. Modifying a parameter in the Advanced tab that cannot be reflected in the Basic tab displaying a warning message in the Basic tab.

#### 2.4.1 Output Clocks Selection

You must select at least one of the four output clocks. The GL0, GL1, GL2, and GL3 clocks drive a global network in the FPGA fabric; Y0, Y1, Y2, and Y3 drive local routing resources in the FPGA fabric.

Figure 2-5. Clock Source Selection



The source of the GL[x]/Y[x] clocks can be:

- PLL —The PLL block offers eight phases (0° to 315° in 45° steps). The actual phases are highlighted in blue on the configurator dialog. The actual phase is not the same as the selected phase if the output divider is not 1 (actual phase = selected phase / output divider).
- **Dedicated Input Pad** —The clock source is one of the four regular FPGA I/Os that have a dedicated path to the CCC. The Configure as differential option allows you to configure any dedicated Input Pad as differential I/O. The package pin names for the selected location are displayed next to the dedicated pads.
- FPGA Fabric Input —The clock source is one of the four fabric input signals coming from the FPGA Fabric.
- Clock Recovery Circuitry —Two RX Clock Recovery Circuitry blocks are available—Block 0 and Block 1—for each CCC. If the CCC needs to connect to Spacewire or Glitch Filter, configure the source of your GL[x] to use the Clock Recovery Circuitry. The GL[x] output can then be used.
- Oscillators —The source is from the on-chip 50 MHz oscillator. The RCOSC\_50MHZ macro must be manually instantiated and connected to the CCC input pin if selected as the reference clock source.

#### 2.4.1.1 Output Clock Frequency


You must specify the required output clock frequency. Those frequencies are used by the RTG4 FCCC with Enhanced PLL Calibration Configurator to compute the configuration of the CCC dividers and PLL to meet the requirements. The dividers and their names are highlighted in blue in the tool.

#### 2.4.1.1.1 Exact Value Option

When you click the **Exact Value** check box to select this option, it forces the RTG4 FCCC with Enhanced PLL Calibration Configurator to generate the nearest actual frequency with a tolerance of 0.5 kHz. If this is not possible, it generates the following error message:

Exact Value option is used. No divider combination was found to satisfy the current settings. Consider adjusting or relaxing the configuration requirements.

Figure 2-6. Output Frequency




#### 2.4.1.2 Gated Clock Configuration

For GL[x]/Y[x], Clock Gating is an inherent feature for RTG4 CCC. The GL[x]\_Y[x]\_EN signal gates both the global network driven by the GL[x] and the fabric local routing resource driven by Y[x], where x can be 0, 1, 2, or 3.

Slow GL or Y's must be enabled before the other GL or Y's are enabled, as the lock CCC\_[0/1]\_LOCK is dependent on the slow [GL/Y] frequency.


Figure 2-7. GL[x]\_Y[x]\_EN Signal



#### 2.4.1.3 Inverted Configuration

The output can be inverted if required. The inversion affects GL[x] and Y[x] clock. Click the + sign to get the inverted output.

Figure 2-8. Inverted Configuration



### 2.4.2 PLL Configuration


The following section describes the different types of PLL configuration options.

#### 2.4.2.1 PLL Reference Clock Source

The following sources are available from the reference clock menu.

- **Dedicated Input Pad** —The clock source is one of the four regular FPGA I/Os that have a dedicated path to the CCC. The Configure as differential option allows you to configure any dedicated Input Pad as differential I/O. The package pin names for the selected CCC location are displayed next to the dedicated pads.
- FPGA Fabric Input —The clock source can be one of the four input signals coming from the FPGA Fabric.
- Oscillators The source is from the on-chip 50 MHz oscillator.

Figure 2-9. PLL Reference Clock Source



#### 2.4.2.2 PLL Feedback Source

If you use the PLL, you can choose to use an internal or external feedback loop, depending on your system level requirements.

#### **Internal Feedback Loop**

The following section describes the different types of internal feedback loop.

- CCC Internal—Default option.
- PLL Internal—The triplicated PLL mode is not supported in this version of the RTG4 FCCC with Enhanced PLL Calibration, and thus PLL Internal Feedback mode is not available.

You can continue to use this core with Single PLL Feedback mode (all other modes except PLL Internal) to prevent the issue described in Customer Notification CN19009.


Alternatively, the triplicated PLL is available in the RTG4 FCCC core, but will be subject to the issue described in CN19009. Also refer to the RTG4 PLL Radiation Test Report to decide which PLL mode is suitable for your application's reliability requirements.

#### **External Feedback Loop**

The external feedback is driven from the selected GL[x]/Y[x] fabric CCC output either through the fabric or externally to the chip.

- Dedicated Input Pad—The clock source is one of the four regular FPGA I/Os that have a dedicated path to the CCC
- FPGA Fabric Input—The clock source can be one of the four input signals coming from the FPGA Fabric.


Figure 2-10. Internal Feedback Source



#### 2.4.2.3 PLL External Feedback Source

If you use the PLL with an external feedback source, all engine computations are based on the assumptions that the external feedback is driven from the selected GL[x]/Y[x] fabric CCC output whether through the fabric or externally to the chip.


Figure 2-11. PLL External Feedback Source



#### 2.4.2.4 Programmable Delay Line

The programmable delay line enables you to delay (or advance) the PLL output clock with respect to the PLL reference clock by applying a delay to the reference clock path (or feedback path), as shown in figure below.

Figure 2-12. Programmable Delay Line



#### 2.4.2.5 Input Clocks Configuration


You must enter the clock frequency of each CCC input used in the configuration as the PLL reference clock, PLL feedback clock, or Output direct connection. These frequencies are used to compute the PLL configuration and divider configuration that meet the output frequencies requirements.

Use Clock Recovery Circuitry to configure the CCC outputs to connect to Spacewire or Glitch Filter.

Note: If you enter a frequency greater than 400 MHz for either PLL reference clock or for other output clock sources, an error message is reported.

The following figure shows the DRCs reported. The dedicated input pad[#] frequency must be less than 400 MHz.

Figure 2-13. Input Clocks Configuration



#### **Dedicated Input Pad**

Some of the dedicated inputs to the CCC can be configured to use a differential I/O technology. The location, I/O technology and attributes available for each CCC dedicated input pad is described in the DS0131 RTG4 FPGA Datasheet.

#### **Clock Recovery Circuitry**

Each CCC block has two dedicated Clock Recovery Circuitry blocks: Block 0 and Block 1. These can be used in either the SpaceWire mode (Default) or the Glitch Filter mode.

#### Note:

For RT4G150-ES devices, the Glitch Filter mode is not available, and it is disabled.

The RX clock is based on Data and Strobe Inputs, which are from external dedicated I/Os. The Clock Recovery Circuitry Blocks also include a de-glitching circuit to prevent any undesirable narrow clock pulse at output.

- 1. You can select the Dedicated input pad 1 and 3 for Data signal. Dedicated input pads 0 and 2 are automatically set as corresponding Strobe signal.
- 2. The same pair of Dedicated input pads cannot be simultaneously used in Clock Recovery Circuitry.
- 3. Dedicated input pads, which are used as Data and Strobe signals for Clock Recovery Circuitry block cannot be used as input to PLL Reference Clock and PLL Feedback Clock.
- You cannot set input frequency values for Dedicated pads, which are configured as Data and Strobe signals for RX Clock Recovery Circuitry.

## Libero® SoC v2021.3


## **Configuration Options**

- 5. Clock Recovery Circuitry Block 0 and 1 cannot have the same input source when both are configured for SpaceWire mode.
- 6. Clock Recovery Circuitry Block 0 and 1 cannot have the same input source when both are configured for Glitch Filter mode.
- 7. Clock Recovery Circuitry Block 0 and 1 cannot have the same input source when one is configured for SpaceWire mode and the other is configured for Glitch Filter mode.
- 8. It is valid to select the same input for PLL REFCLK (and CGL secondary clock) and Glitch Filter.

## 3. PLL Options

The PLL Options tab enables you to configure advanced PLL options, such as output resynchronization and reset signals. Click the **PLL Options** tab in the RTG4 FCCC with Enhanced PLL Calibration Configurator for the selected CCC.

Figure 3-1. PLL Options



The PLL Options summarizes your PLL configuration.

Figure 3-2. PLL Configuration Summary



**User Guide** 

#### 3.1 Lock Control

#### Lock window

Enables you to configure the maximum phase error allowed for the PLL to indicate that it has locked. The lock window is expressed as part per million of the post divided reference clock period. Upon generation, the PLL lock window setting is validated against the maximum Phase and Frequency Detector (PFD) rate.

Refer to UG0586: RTG4 FPGA Clocking Resources User Guide for guidelines on selecting the appropriate PLL Lock Window. This is essential for applications that require phase alignment between the CCC input reference clock and the CCC outputs.

#### Lock delay

Enables you to set the number of Reference (REFCLK) clock cycles to wait before asserting the LOCK signal. While waiting, the PLL is in a locked state.



#### Important:

Lock Delay is not supported in Simulation. You must not leave the LOCK output ports CCC\_0\_LOCK and CCC\_1\_LOCK as dangling because it will cause synthesis optimization that will lead to Derived Constraints to fail during Place and Route.

### 3.2 Output Resynchronization After Lock Configuration

RTG4 CCC contains four General Purpose Dividers (GPDs). These dividers' source and division settings are automatically configured based on the frequency requirement you specified in the RTG4 FCCC with Enhanced PLL Calibration Configurator. GPDs can be used as the source of any outputs. For example, GPD0 can be used on a path to the GL1 output. It is recommended that you re-synchronize GPDs driven by the PLL output clock after the PLL locks to ensure that the first edge of each GPD is aligned with the PLL reference clock and with each other.

The following sections describe the three different resynchronization options for GPDs/outputs.

## Held output in reset (output low) after power-up. Released and resynchronized with the PLL reference clock after the PLL locked

- If enabled, GPD(s) (driven by the PLL) are held in reset low after power-up. Therefore, the output(s) (GLx/Yx) connected to those GPD(s) are held low (or high if inverted) after power-up.
- After the PLL lock, the GPD(s) resets are released synchronously with the PLL reference clock.
- The RTG4 FCCC with Enhanced PLL Calibration Configurator automatically inserts a GPD on each GL/Y output driven by the PLL even if the division factor is 1. This ensures that the GL/Y driven by the PLL is held in reset at power-up.
- Does not apply to the output(s)/GPD(s) on the PLL external feedback path (if any).
- Does not apply for the output(s)/GPD(s) not driven by one of the PLL eight phases output.

**Note:** In this Resynchronization option, GL output clocks appear before the LOCK signal is asserted. This is because, the RTG4 FCCC instance LOCK is delayed by three clock cycles with the slowest GLx output, before it appear as the final core LOCK.

## Outputs operate after power-up. Resynchronized with the PLL reference clock after the PLL locked (default selection)

- If enabled, GPD(s) (driven by the PLL) output are operational after power-up. Therefore, the output(s) (GLx/Yx) connected to those GPD(s) are operational after power-up.
- After the PLL lock, the GPD(s) is synchronously reset with the PLL reference clock.
- Does not apply to the output(s)/GPD(s) on the PLL external feedback path (if any).
- Does not apply for the output(s)/GPD(s) not driven by one of the PLL eight phases output.

#### Outputs operate after power-up. No automatic resynchronization

- If enabled, the corresponding GPD(s) output operates after power-up. Therefore, the outputs (GLx/Yx) connected to this GPD operates after power-up.
- · There is no resynchronization after the PLL lock.
- All GPD(s) directly connected to one of the nine input clocks (bypassing the PLL) are configured in this mode.

#### Note:

For RT4G150-ES devices, this is the only supported option. If you select other options and click **OK** and **Save**, an error message appears as follows:

The selected option of Output Resynchronization after Lock is not supported for ES devices and the only supported option is Outputs Operate after power-up with No automatic resynchronization.

#### Note:

When the CCC is used without the PLL, such as while performing clock frequency division, the GPD(s) require a manual assertion and release of the GPDx\_ARST\_N input to synchronize the GPD output(s) to the input reference clock, after it gets stable. For example, the lock signal output of an upstream PLL could be used to release the GPDx\_ARST\_N input so that this CCC's divided output(s) are synchronized to the input clock.

### 3.3 Miscellaneous Options

• Enable Auto-Reset of PLL on Loss of Lock—The option is enabled by default whenever the PLL is used. Disabling this option results in a Warning Exclamation Icon with a tool-tip message that states.



The insertion of PLL loss of lock auto-reset logic has been disabled. Auto-reset is helpful in the event the PLL lock is lost during operation. Please review Customer Notifications 19009 and 18009.7 on the Microchip website to understand the consequences of disabling this option.

- Expose PLL\_BYPASS\_N signal—When selected, the input signal PLL\_BYPASS\_N is exposed to the FPGA
  Fabric. When this signal is asserted, the PLL core is turned off and the PLL outputs track the reference clock.
  This signal is active-low.
- Expose GL[X]\_Y[X]\_EN and GL[X]\_Y[X]\_ARST\_N signals—When selected, the GL[X]\_Y[X]\_EN and GL[X]\_Y[X]\_ARST\_N signals are exposed to the FPGA Fabric. By default, these signals are not exposed. Note: In post-layout simulations, if a clock does not appear on GLx output or LOCK de-asserts unexpectedly even though the reference clock input is available, then add transport\_path\_delays switch in VSIM command and select the check box Disable pulse filtering option in VSIM commands of Libero project settings. Re-run the simulation with this and then you must see check the GLx and LOCK output.

Figure 3-3. Libero Project Settings



#### **Calibration note during Simulation**

The following message appears during simulations.

```
\# This message can be safely ignored during the time
 period when the PLL used in the RTG4FCCCECALIB,
# RTG4 FDDR, or RTG4 SERDES PCIe/XAUI core is
# performing VCO calibration. During this time, the # calibration logic dynamically configures the clock
# conditioning circuitry dividers to run the PLL VCO at
# greater than 1.5x the desired frequency. Refer to the
 following User Guides for more information about the
# Enhanced PLL Calibration:
 - RTG4 Clocking Resources User Guide (UG0586), Enhanced PLL Calibration Fabric IP section.
# - RTG4 FPGA High-Speed Serial Interfaces User Guide (UG0567), Calibration Initialization
# - RTG4 FPGA DDR Memory Controller User Guide (UG0573), Initialization section.
                         **Attention**
# The output frequency of PLLOUT_0 is too fast!
# The frequency on the output is above 500MHz. The PLL
 is operating out of spec, therefore the current sim-
# ulation results may not be accurate!
\# This is likely due to the setting of the DIVR, DIVF,
# DIVQ, or the frequency of REFCK. Please check these
# values and rerun the simulation.
# Instance: Top_JJS.Top_0.RTG4FCCCECALIB_C0_0.RTG4FCCCECALIB_C0_0.CCC_INST_0.u_pll.u_pll. Simulation time is 180813668
```

## 3.4 Recommendations for Dynamic Configuration

Following are the recommendations for dynamic configuration:

- It is recommended that user shouldn't perform register read/write when LOCK signal is low (when calibration/re calibration is in progress).
- 2. User must ensure that register write operation is successful by reading back the same register. If user doesn't get the expected value then user should write the register again.
- 3. The list of registers user must not access when Enable Auto-Reset of PLL on Loss of Lock is selected.

Table 3-1. PLL registers(not to be altered)

Register Name	Address	Description
FCCC_RFMUX_CR	0x01	RFMUX Configuration register
FCCC_RFDIV_CR	0x02	RFDIV Configuration register
FCCC_FBMUX_CR	0x03	FBMUX Configuration register
FCCC_FBDIV_CR	0x04	FBDIV Configuration register
FCCC_PLL_CR0	0x16	PLL lock window Configuration register
FCCC_PLL_CR1	0x17	PLL lock counter configuration and lock status register
FCCC_PLL_CR2	0x18	Write one pulse for reload of Flash bits
FCCC_PLL_CR3	0x1B	PLL internal or external feedback path selection register
FCCC_GPDS_SYNC_CR	0x1C	GPDs outputs realignment request Configuration register
FCCC_PLL_CR4	0x1D	PLL internal output divider Configuration register
FCCC_PLL_CR5	0x1F	PLL internal reference clock divider Configuration register
FCCC_PLL_CR6	0x20	PLL internal feedback clock divider Configuration register
FCCC_PLL_CR7	0x21	PLL loop filter range Configuration register
FCCC_PDLY_CR	0x26	Programmable delay elements Configuration register

### 3.5 Clock Frequency Requirements

You must specify the clock source frequency. Note the following frequency requirements:

- The On-chip 50 MHz Oscillator clock frequency is fixed at 50 MHz.
- The input clock frequency is driven by CLK\_50MHz input and this must be 50 MHz.
- PLL reference clock frequency must be between 10 MHz and 200 MHz.
- · Output clock frequencies must be less than 400 MHz.
- Input used in bypass mode frequency must be less than 400 MHz.
- In Dynamic configuration, the same clock CLK\_50MHz is used as input to the APB interface clock (APB\_S\_PCLK).

### 3.6 Constraints

After generating the core, the following constraint files are generated automatically.

- Clocks and False paths related constraints are generated in .sdc file.
- Constraints related to SET mitigation are generated in .ndc file.

# Libero® SoC v2021.3 PLL Options

A clock constraint for CLK50\_MHZ, which is an input clock for soft logic that performs calibration, is
automatically generated if the source is an internal oscillator or CCC. Otherwise, it is user's responsibility to
add a proper constraint.

## 4. Port Description

The following table provides a list of Fabric CCC ports and description.

**Table 4-1. Fabric CCC Port Description** 

Port Name	Direction	Polarity	Description
CCC_[0/1]_CLK0_PAD	Input	_	Input clock when using Dedicated Input Pad 0 configured as a single-ended I/O.
CCC_[0/1]_CLK0_[PADP and PADN]	Input	_	Input clock when using Dedicated Input Pad 0 configured as differential I/O. P side and N side.
CCC_[0/1]_CLK1_PAD	Input	_	Input clock when using Dedicated Input Pad 1 configured as a single-ended I/O.
CCC_[0/1]_CLK1_[PADP and PADN]	Input	_	Input clock when using Dedicated Input Pad 1 configured as differential I/O. P side and N side.
CCC_[0/1]_CLK2_PAD	Input	_	Input clock when using Dedicated Input Pad 2 configured as a single-ended I/O.
CCC_[0/1]_CLK2_[PADP and PADN]	Input	_	Input clock when using Dedicated Input Pad 2 configured as differential I/O. P side and N side.
CCC_[0/1]_CLK3_PAD	Input	_	Input clock when using Dedicated Input Pad 3 configured as a single-ended I/O.
CCC_[0/1]_CLK3_[PADP and PADN]	Input	_	Input clock when using Dedicated Input Pad 3 configured as differential I/O. P side and N side.
CCC_[0/1]_CLK0_SPWR_STROBE_[P ADP and PADN]	Input	_	Input Clock when Dedicated pad 0 is used as input to Strobe of Clock Recovery Circuitry in differential-mode. SpaceWire Mode only.
CCC_[0/1]_CLK1_SPWR_DATA_[PAD P and PADN]	Input	_	Input Clock when Dedicated Pad 1 is used as input to Data of Clock Recovery Circuitry in differential-mode. SpaceWire Mode only.
CCC_[0/1]_CLK2_SPWR_STROBE_[P ADP and PADN]	Input	_	Input Clock when Dedicated pad 2 is used as input to Strobe of Clock Recovery Circuitry in differential-mode. SpaceWire Mode only.
CCC_[0/1]_CLK3_SPWR_DATA_[PAD P and PADN]	Input	_	Input Clock when Dedicated Pad 3 is used as input to Data of Clock Recovery Circuitry in differential-mode. SpaceWire Mode only.
CCC_[0/1]_CLK0_SPWR_STROBE_PAD	Input	_	Input Clock when Dedicated pad 0 is used as input to Strobe of Clock Recovery Circuitry configured as single-ended I/O. SpaceWire Mode only.
CCC_[0/1]_CLK1_SPWR_DATA_PAD	Input	_	Input Clock when Dedicated pad 1 is used as input to Data of Clock Recovery Circuitry configured as single-ended I/O. SpaceWire Mode only.
CCC_[0/1]_CLK2_SPWR_STROBE_PAD	Input	_	Input Clock when Dedicated pad 2 is used as input to Strobe of Clock Recovery Circuitry configured as single-ended I/O. SpaceWire Mode only.

continued			
Port Name	Direction	Polarity	Description
CCC_[0/1]_CLK3_SPWR_DATA_PAD	Input	_	Input Clock when Dedicated pad 3 is used as input to Data of Clock Recovery Circuitry configured as single-ended I/O. SpaceWire Mode only.
CCC_[0/1]_CLK0	Input	_	Input clock from FPGA core when using FPGA Fabric Input 0.
CCC_[0/1]_CLK1	Input	_	Input clock from FPGA core when using FPGA Fabric Input 1.
CCC_[0/1]_CLK2	Input	_	Input clock from FPGA core when using FPGA Fabric Input 2.
CCC_[0/1]_CLK3	Input	_	Input clock from FPGA core when using FPGA Fabric Input 3.
CCC_[0/1]_RCOSC_50MHZ	Input	_	Input clock when using 50 MHz Oscillator.
CCC_[0/1]_GL0	Output	_	Generated clock driving FPGA fabric global network 0.
CCC_[0/1]_GL1	Output	_	Generated clock driving FPGA fabric global network 1.
CCC_[0/1]_GL2	Output	_	Generated clock driving FPGA fabric global network 2.
CCC_[0/1]_GL3	Output	_	Generated clock driving FPGA fabric global network 3.
CCC_[0/1]_GL0_Y0_EN	Input	High	Enable signal for the clock driving FPGA fabric global network 0 (GL0) and fabric local routing (Y0) network 0.
CCC_[0/1]_GL1_Y1_EN	Input	High	Enable signal for the clock driving FPGA fabric global network1 (GL1) and fabric local routing (Y1) network 1.
CCC_[0/1]_GL2_Y2_EN	Input	High	Enable signal for the clock driving FPGA fabric global network 2 (GL2) and fabric local routing (Y2) network 2.
CCC_[0/1]_GL3_Y3_EN	Input	High	Enable signal for the clock driving FPGA fabric global network 3 (GL3) and fabric local routing (Y3) network 3.
CCC_[0/1]_GL0_Y0_ARST_N	Input	Low	(GL0/Y0) CGL reset signal. Asynchronous reset signal.
CCC_[0/1]_GL1_Y1_ARST_N	Input	Low	(GL1/Y1) CGL reset signal. Asynchronous reset signal.
CCC_[0/1]_GL2_Y2_ARST_N	Input	Low	(GL2/Y2) CGL reset signal. Asynchronous reset signal.
CCC_[0/1]_GL3_Y3_ARST_N	Input	Low	(GL3/Y3) CGL reset signal. Asynchronous reset signal.
CCC_[0/1]_Y0	Output	_	Generated clock driving FPGA fabric local routing resource.

continued			
Port Name	Direction	Polarity	Description
CCC_[0/1]_Y1	Output	_	Generated clock driving FPGA fabric local routing resource.
CCC_[0/1]_Y2	Output	_	Generated clock driving FPGA fabric local routing resource.
CCC_[0/1]_Y3	Output	_	Generated clock driving FPGA fabric local routing resource.
CCC_[0/1]_RX0_DATA_PORT	Output	_	Output port for RX0 data. Same signal that is driving the RX0 Spacewire clock recovery data input.
CCC_[0/1]_RX1_DATA_PORT	Output	_	Output port for RX1 data. Same signal that is driving the RX1 Spacewire clock recovery data input.
CCC_[0/1]_LOCK	Output	High	PLL Lock indicator signal. This signal is asserted (lock) high.
CCC_[0/1]_PLL_BYPASS_N	Input	Low	Powers-down the PLL core and bypasses it such that PLL_OUT tracks reference clock. This has higher priority than reset.
CCC_[0/1]_PLL_POWERDOWN_N	Input	Low	Powers-down the PLL for the lowest quiescent current and the PLL outputs are low. This has higher priority than reset and bypass.
PLL_RST_N	Input	Low	PLL_RST_N is internally synchronized with CLK_50MHZ. Synchronization method can be selected using Reset type option. If Reset type selected is Synchronous then assertion and de-assertion of reset is synchronous to CLK_50MHZ. For successful synchronization, PLL_RST_N must be asserted for a minimum of three clock cycles of CLK_50MHZ. If Reset type selected is Async-Assert, Sync-Deassert then assertion of reset is asynchronous and deassertion is synchronous with CLK_50MHZ.
READY_VDDPLL	Input	High	Tie to High if you are certain that VDDPLL not the last supply to ramp up. Otherwise, connect to a circuit that delays the assertion of VDDPLL by 73 ms as described in the RTG4 Clocking Resources User Guide.
CLK50_MHZ	Input	_	Input clock for soft logic that performs calibration at power-up or when the PLL is reset. The frequency of this clock must be 50 MHz max. You may connect to the GLx output of any CCC that is distributing the RCOSC_50MHZ signal. You cannot directly connect a RCOSC_50MHZ macro to this input port. Alternatively, an external free-running oscillator clock can be used as long as the frequency is 50 MHz or less. CLK_50MHZ will be used for the APB3 interface when "Enable Dynamic configuration" is selected in the configurator.

## **Port Description**

continued					
Port Name	Direction	Polarity	Description		
APB_S_PRESET_N	Input	Low	APB3 interface is a active-low reset signal. You have to synchronize APB_S_PRESET_N with CLK_50MHZ externally.		
APB_S_PADDR[8:2]	Input	_	APB3 interface is an address bus. This port is used to address fabric CCC internal registers. APB_S_PADDR shall be synchronous with CLK_50MHZ.		
APB_S_PSEL	Input	_	APB3 interface target is a select signal. APB_S_PSEL shall be synchronous with CLK_50MHZ.		
APB_S_PENABLE	Input	High	APB3 interface is a strobe signal to indicate the second cycle of an APB3 transfer. APB_S_PENABLE shall be synchronous with CLK_50MHZ.		
APB_S_PWRITE	Input	_	APB3 interface is a read/write-control signal. When high, this signal indicates an APB3 write access and when low, a read access. APB_S_PWRITE shall be synchronous with CLK_50MHZ.		
APB_S_PWDATA[7:0]	Input	_	APB3 interface is a write data bus. APB_S_PWDATA shall be synchronous with CLK_50MHZ.		
APB_S_PRDATA[7:0]	Output	_	APB3 interface is a read data bus. APB_S_PRDATA is synchronous with CLK_50MHZ.		
APB_S_PREADY	Output	_	APB3 interface is a ready indication output to initiator. APB_S_PREADY is synchronous with CLK_50MHZ.		
APB_S_PSLVERR	Output	_	APB3 interface error indication signal. APB_S_PSLVERR is synchronous with CLK_50MHZ.		

**Note:** APB\_S\_PCLK is removed and it is from CLK\_50MHz.

## 5. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
D	12/2021	<ul> <li>Updated 2.2.1. Output Clocks Selection.</li> <li>Removed "Output Clock Frequency" section.</li> <li>Updated 3.3. Miscellaneous Options.</li> </ul>
С	08/2021	<ul> <li>Updated 3.6. Constraints.</li> <li>Added Note in 3.2. Held output in reset (output low) after power-up. Released and resynchronized with the PLL reference clock after the PLL locked.</li> </ul>
В	08/2021	<ul> <li>Added 1. Calibration.</li> <li>Added 2.1.3. Reset Type.</li> <li>Added 3.6. Constraints.</li> <li>Added Note regarding APB_S_PCLK.</li> <li>Updated Introduction.</li> <li>Updated Table 4-1.</li> </ul>
A	04/2021	2.4.1.2. Gated Clock Configuration - Added information about slow GL or Y's.  3.3. Miscellaneous Options - Added message that appears during simualtions.  3.1. Lock Control - Added note that users should not leave the LOCK output ports CCC_0_LOCK and CCC_1_LOCK dangling because it will cause synthesis optimization that will lead to Derive Constraints failure during Place and Route.

## **Microchip FPGA Support**

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at <a href="www.microchip.com/support">www.microchip.com/support</a>. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

## The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com">www.microchip.com</a>/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

## **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.

© 2021 Microchip Technology Inc. User Guide DS50003144D-page 28

- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
  protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright
  Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
  protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly
  evolving. Microchip is committed to continuously improving the code protection features of our products.

### **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY,

ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-9362-4

## **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			