RTG4 FPGA

Dual-Port Large SRAM Configuration
Table of Contents

Introduction .................................................................................................................. 3

1 Functionality ........................................................................................................... 4
   Optimization for High Speed or Low Power .............................................................. 4
   Port A Depth/Width and Port B Depth/Width .......................................................... 4
   Single Clock (CLK) or Independent Port A and B Clocks (A_CLK, B_CLK) ............. 4
   Block Select (A_BLK, B_BLK) and Read/Write Control (A_WEN, B_WEN) ............. 4
   Pipeline for Read Data Output of Port A and B ....................................................... 4
   Register Enable (A_DOUT_EN and B_DOUT_EN) .................................................. 5
   Synchronous Reset (A_DOUT_SRST_N and B_DOUT_SRST_N) .............................. 5
   Read Enable (A/B_REN) ......................................................................................... 5
   Asynchronous Reset (ARST_N) .............................................................................. 5
   Error Correction Code (ECC) .................................................................................. 5
   DOUT Registers Truth Table ................................................................................... 6

2 Implementation Rules ............................................................................................... 7
   Caveats for Dual-Port Large SRAM generation ......................................................... 7

3 RAM Content Manager ......................................................................................... 8
   Supported Formats .................................................................................................. 8
   RAM Content Manager Functionality ...................................................................... 10
   MEMFILE (RAM Content Manager output file) ....................................................... 11

4 Port Description ...................................................................................................... 12

5 Parameters .............................................................................................................. 13

A Product Support ..................................................................................................... 16
   Customer Service .................................................................................................. 16
   Customer Technical Support Center ....................................................................... 16
   Technical Support .................................................................................................. 16
   Website .................................................................................................................... 16
   Contacting the Customer Technical Support Center ............................................. 16
   ITAR Technical Support ......................................................................................... 17
Introduction

A Dual-Port Large SRAM enables read and write access on both ports, Port A and Port B (Figure 1). The core configurator automatically cascades Large SRAM blocks to create wider and deeper memories by choosing the most efficient aspect ratio. It also handles the grounding of unused bits. The core configurator supports the generation of memories that have different aspect ratios on each port. Dual-Port Large SRAM is synchronous for memory write and read operations, setting up the addresses as well as writing and reading the data. The memory write and read operations will be triggered at the rising edge of the clock.

Optional pipeline registers are available at both the read data ports to improve the clock-to-out delay. In this document, we describe how you can configure a Dual-Port Large SRAM instance and define how the signals are connected. For more details about the Dual-Port Large SRAM, refer to the RTG4 User’s Guide.

Figure 1 • Dual-Port Large SRAM Configurator
1 – Functionality

Optimization for High Speed or Low Power
Selecting High Speed results in a macro optimized for speed and area (width cascading).
Selecting Low Power results in a macro optimized for low power, but uses additional logic at the input and output (depth cascading). Performance for a low power optimized macro may be inferior to that of a macro optimized for speed.

Port A Depth/Width and Port B Depth/Width
The depth range for each port is 1-65536. The width range for each port is 1-3762.
The two ports can be independently configured for any depth and width. (Port A Depth * Port A Width) must equal (Port B Depth * Port B Width).

Single Clock (CLK) or Independent Port A and B Clocks (A_CLK, B_CLK)
The default configuration for Dual-Port Large SRAM is a Single clock (CLK) to drive both A and B ports with the same clock. Uncheck the Single clock checkbox to drive independent clocks - one for each port (A_CLK and B_CLK).
Click the waveform next to any of the clock signals to toggle its active edge.

Block Select (A_BLK, B_BLK) and Read/Write Control (A_WEN, B_WEN)
De-asserting A_BLK forces A_DOUT to zero. De-asserting B_BLK forces B_DOUT to zero.
Asserting A_BLK when A_WEN is low reads the RAM at the address A_ADDR onto the input of the A_DOUT register, on the next rising edge of A_CLK.
Asserting A_BLK when A_WEN is high writes the data A_DIN into the RAM at the address A_ADDR, on the next rising edge of A_CLK.
Asserting B_BLK when B_WEN is low, reads the RAM at the address B_ADDR onto the input of the B_DOUT register, on the next rising edge of B_CLK.
Asserting B_BLK when B_WEN is high, writes the data B_DIN into the RAM at the address B_ADDR, on the next edge of B_CLK.
The default configuration for A_BLK and B_BLK is unchecked, which ties the signal to the active state and removes it from the generated macro. Click the respective checkbox to insert that signal on the generated macro. Click the signal arrow (when available) to toggle its polarity.

Pipeline for Read Data Output of Port A and B
Click the Pipeline checkbox to enable pipelining of Read data (A_DOUT or B_DOUT). This is a static selection and cannot be changed dynamically by driving it with a signal.
Turning off pipelining of Read data of a port also disables the configuration options of the respective DOUT_EN, DOUT_SRST_N and DOUT_ARST_N signals.
Register Enable (A_DOUT_EN and B_DOUT_EN)

The pipeline registers for ports A and B have active high, enable inputs. The default configuration is to tie these signals to the active state and remove them from the generated macro. Click each signal's checkbox to insert that signal on the generated macro. Click the signal arrow (when available) to toggle its polarity.

Synchronous Reset (A_DOUT_SRST_N and B_DOUT_SRST_N)

The pipeline registers for ports A and B have active low, synchronous reset inputs. The default configuration is to tie these signals to the inactive state and remove them from the generated macro. Click each signal's checkbox to insert that signal on the generated macro. Click the signal arrow (when available) to toggle its polarity.

Read Enable (A/B_REN)

De-asserting A_REN holds the previous Read data on port A and de-asserting B_REN holds the previous Read data on port B. Asserting the A_REN reads the RAM at the read address onto port A's Read Data register on the next rising edge of the clock. Similarly, asserting the B_REN reads the RAM at the read address onto port B's Read Data register on the next rising edge of the clock.

The default configuration for the A_REN or B_REN option is unchecked, which ties the signal to the active state and removes it from the generated macro. Click the checkbox to insert that signal on the generated macro. Click the signal arrow to toggle its polarity.

The A_REN option for Port A and the B_REN option for Port B are disabled (greyed-out) in the Configurator if the Depth x Width of the port and the Optimization mode of the macro requires depth cascading and the address space is fractured.

Consider, for example, a 2048x18 Dual-Port Large SRAM macro. If it is optimized for High Speed, the Configurator generates two RAM1K18_RT blocks, each configured for 2048x9 (width-wise cascading). Because there is no depth-wise cascading, the Configurator enables the A_REN and B_REN options. When each of the checkboxes is selected, the respective signal is exposed as an input port.

When the same 2048x18 Dual-Port Large SRAM macro is optimized for Low Power, the Configurator generates two RAM1K18_RT blocks, each configured for 1024x18 (depth-wise cascading). The Configurator disables the A_REN and B_REN options and these signals cannot be generated.

For a 4096xn Dual-Port SRAM macro, regardless of Low Power or High Speed optimization, depth-wise cascading is necessary, and it causes the address space to be fractured. The Configurator disables the A_REN and B_REN options, and these signals cannot be generated.

Asynchronous Reset (ARST_N)

The pipeline registers for ports A and B have an active low, asynchronous reset input. The default configuration is to tie this signal to the inactive state and remove it from the generated macro. Click the checkbox to insert the asynchronous active low ARST_N signal on the generated macro. Click the signal arrow (when available) to toggle its polarity.

Error Correction Code (ECC)

Three options are available for ECC:

- Disabled
- Pipelined
• Non-Pipelined
When ECC is disabled, each port could be configured to either 18 bits or 9 bits width.
When ECC is enabled (Pipelined or Non-Pipelined), both ports have word widths equal to 18 bits.

DOUT Registers Truth Table

Table 1-1 describes the functionality of the control signals on the A_DOUT and B_DOUT registers.

<table>
<thead>
<tr>
<th>_ARST_N</th>
<th>_CLK</th>
<th>_EN</th>
<th>_SRST_N</th>
<th>D</th>
<th>Q_{n+1}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>Not rising</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Q_n</td>
</tr>
<tr>
<td>1</td>
<td>↑</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>Q_n</td>
</tr>
<tr>
<td>1</td>
<td>↑</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>↑</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>D</td>
</tr>
</tbody>
</table>
2 – Implementation Rules

Caveats for Dual-Port Large SRAM generation

- The core configurator only supports depth cascading up to 32 blocks.
- The software returns a configuration error for unsupported configurations.

Note

- All unused inputs must be grounded.
- ARST_N does not reset the memory contents. It resets only the pipeline registers for Read Data.
- Writing different data to the same address using both ports in Dual-Port Large SRAM is undefined and should be avoided.
- Writing to and reading from the same address is undefined and should be avoided. There is no collision prevention or detection.
- Read from both ports at the same location is allowed.
3 – RAM Content Manager

The RAM Content Manager enables you to specify the contents of your memory so that you can avoid the simulation cycles required for initializing the memory, which reduces simulation runtime.

The RAM core generator takes away much of the complexity required in the generation of large memory that utilize one or more RAM blocks on the device. The configurator uses one or more memory blocks to generate a RAM matching your configuration. In addition, it also creates the surrounding cascading logic. The configurator cascades RAM blocks in three different ways.

- Cascaded deep (e.g. 2 blocks of 1024x18 to create a 2048x18)
- Cascaded wide (e.g. 2 blocks of 1024x18 to create a 1024x36)
- Cascaded wide and deep (e.g. 4 blocks of 1024x18 to create a 2048x36, in a 2 blocks width-wise by 2 blocks depth-wise configuration)

Specify memory content in terms of your total memory size. The configurator must partition your memory file appropriately such that the right content goes to the right block RAM when multiple blocks are cascaded.

Supported Formats

The Microsemi implementation of these formats interprets data sets in bytes. This means that if the memory width is 7 bits, every 8th bit in the data set is ignored. Or, if the data width is 9, two bytes are assigned to each memory address and the upper 7 bits of each 2-byte pair are ignored.

The following examples illustrate how the data is interpreted for various word sizes:

For the given data: FF 11 EE 22 DD 33 CC 44 BB 55 (where 55 is the MSB and FF is the LSB)

For 32-bit word size:

0x22EE11FF (address 0)
0x44CC33DD (address 1)
0x000055BB (address 2)

For 16-bit word size:

0x11FF (address 0)
0x22EE (address 1)
0x33DD (address 2)
0x44CC (address 3)
0x55BB (address 4)

For 8-bit word size:

0xFF (address 0)
0x11 (address 1)
0xEE (address 2)
0x22 (address 3)
0xDD (address 4)
0x33 (address 5)
0xCC (address 6)
0x44 (address 7)
0xBB (address 8)
0x55 (address 9)

For 9-bit word size:

0x11FF -> 0x01FF (address 0)
0x22EE -> 0x00EE (address 1)
0x33DD -> 0x01DD (address 2)
0x44CC -> 0x00CC (address 3)
0x55BB -> 0x01BB (address 4)
Notice that for 9-bit, that the upper 7-bits of the 2-bytes are ignored.

**INTEL-HEX**

Industry standard file. Extensions are HEX and IHX. For example, file2.hex or file3.ihx.

A standard format created by Intel. Memory contents are stored in ASCII files using hexadecimal characters. Each file contains a series of records (lines of text) delimited by new line, ‘n’, characters and each record starts with a ‘:’ character. For more information regarding this format, refer to the Intel-Hex Record Format Specification document available on the web (search Intel Hexadecimal Object File for several examples).

The Intel Hex Record is composed of five fields and arranged as follows:

:llaaaaatt[dd...]cc

Where:

- : is the start code of every Intel Hex record
- ll is the byte count of the data field
- aaaa is the 16-bit address of the beginning of the memory position for the data. Address is big endian.
- tt is record type, defines the data field:
  - 00 data record
  - 01 end of file record
  - 02 extended segment address record
  - 03 start segment address record (ignored by Microsemi SoC tools)
  - 04 extended linear address record
  - 05 start linear address record (ignored by Microsemi SoC tools)
- [dd...] is a sequence of n bytes of the data; n is equivalent to what was specified in the ll field
- cc is a checksum of count, address, and data

Example Intel Hex Record:

:030030002337A1E

**MOTOROLA S-record**

Industry standard file. File extension is S, such as file4.s

This format uses ASCII files, hex characters, and records to specify memory content in much the same way that Intel-Hex does. Refer to the Motorola S-record description document for more information on this format (search Motorola S-record description for several examples). The RAM Content Manager uses only the S1 through S3 record types; the others are ignored.

The major difference between Intel-Hex and Motorola S-record is the record formats, and some extra error checking features that are incorporated into Motorola S.

In both formats, memory content is specified by providing a starting address and a data set. The upper bits of the data set are loaded into the starting address and leftovers overflow into the adjacent addresses until the entire data set has been used.

The Motorola S-record is composed of 6 fields and arranged as follows:

Sllaaaaat[dd...]cc

Where:

- S is the start code of every Motorola S-record
- t is record type, defines the data field
- ll is the byte count of the data field
- aaaa is a 16-bit address of the beginning of the memory position for the data. Address is big endian.
• [dd...] is a sequence of n bytes of the data; n is equivalent to what was specified in the ll field
• cc is the checksum of count, address, and data

Example Motorola S-Record:
S10a00001122334556677889FFFA

RAM Content Manager Functionality

To open the RAM Content Manager, after specifying your RAM configurations (set your Read and Write Depth and Width), select the Initialize RAM for Simulation checkbox, and then click Customize RAM Content. The RAM Content Manager appears (Figure 3-1).

RAM Configuration

Write Depth and Write Width - As specified in the RAM core generator dialog box (not editable).
Read Depth and Read Width - As specified in the RAM core generator dialog box (not editable).
**Write Port View / Read Port View**

**Go To Address** - Enables you to go to a specific address in the manager. Each memory block has many addresses; it is often difficult to scroll through and find a specific one. This task is simplified by enabling you to type in a specific address. The number display format (Hex, Bin, Dec) is controlled by the value you set in the drop-down menu above the Address column.

**Address** - The Address column lists the address of a memory location. The drop-down menu specifies the number format for your address list (hexadecimal, binary, or decimal).

**Data** - Enables you to control the data format and data value in the manager. Click the value to change it. Note that the dialogs show all data with the MSB down to LSB. For example, if the row showed 0xAABB for a 16-bit word size, the AA would be the MSB and BB would be the LSB.

**Default Data Value** - The value given to memory addresses that have not been explicitly initialized (by importing content or editing manually). When changed, all default values in the manager are updated to match the new value. The number display format (Hex, Bin, Dec) is controlled by the value you set in the drop-down menu above the Data column.

**Reset All Values** - Resets the Data values.

**Import File** - Opens the Import Memory Content dialog box; enables you to select a memory content file (Intel-Hex) to load. File extensions are set to *.hex for Intel-Hex files during import.

**OK** - Closes the manager and saves all the changes made to the memory and its contents.

**Cancel** - Closes the manager, cancels all your changes in this instance of the manager, and returns the memory back to the state it held before the manager was opened.

**MEMFILE (RAM Content Manager output file)**

Transfer of RAM data (from the RAM Content Manager) to test equipment is accomplished via MEM files. The contents of your RAM is first organized into the logical layer and then reorganized to fit the hardware layer. Then it is stored in MEM files that are read by other systems and used for testing.

The MEM files are named according to the logical structure of RAM elements created by the configurator. In this scheme the highest order RAM blocks are named CORE_R0C0.mem, where "R" stands for row and "C" stands for column. For multiple RAM blocks, the naming continues with CORE_R0C1, CORE_R0C2, CORE_R1C0, etc.

The data intended for the RAM is stored as ASCII 1s and 0s within the file. Each memory address occupies one line. Words from logical layer blocks are concatenated or split in order to make them fit efficiently within the hardware blocks. If the logical layer width is less than the hardware layer, two or more logical layer words are concatenated to form one hardware layer word. In this case, the lowest bits of the hardware word are made up of the lower address data bits from the logical layer. If the logical layer width is more than the hardware layer, the words are split, placing the lower bits in lower addresses.

If the logical layer words do not fit cleanly into the hardware layer words, the most significant bit of the hardware layer words is not used and defaulted to zero. This is also done when the logical layer width is 1 in order to avoid having left over memory at the end of the hardware block.
## 4 – Port Description

Table 4-1 lists the Dual-Port Large SRAM signals in the generated macro.

### Table 4-1 • Dual-Port Large SRAM Signals

<table>
<thead>
<tr>
<th>Port</th>
<th>Direction</th>
<th>Polarity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>In</td>
<td>Rising edge</td>
<td>Single clock signal that drives all three ports with the same clock</td>
</tr>
<tr>
<td>A_DIN[]</td>
<td>In</td>
<td>Port A Write data</td>
<td></td>
</tr>
<tr>
<td>A_ADDR[]</td>
<td>In</td>
<td>Port A Read address</td>
<td></td>
</tr>
<tr>
<td>A_BLK</td>
<td>In</td>
<td>Active high</td>
<td>Port A Enable</td>
</tr>
<tr>
<td>A_CLK</td>
<td>In</td>
<td>Rising edge</td>
<td>Port A clock</td>
</tr>
<tr>
<td>A_WEN</td>
<td>In</td>
<td>Port A signal to switch between Read and Write modes: Low = Read; High = Write</td>
<td></td>
</tr>
<tr>
<td>A_REN</td>
<td>In</td>
<td>Port A Read Data Enable (exposed only if there is no depth cascading)</td>
<td></td>
</tr>
<tr>
<td>A_DOUT[]</td>
<td>Out</td>
<td>Port A Read data</td>
<td></td>
</tr>
<tr>
<td>A_DOUT_EN</td>
<td>In</td>
<td>Port A Read data register Enable</td>
<td></td>
</tr>
<tr>
<td>A_DOUT_SRST_N</td>
<td>In</td>
<td>Port A Read data register Synchronous reset</td>
<td></td>
</tr>
<tr>
<td>A_SB_CORRECT</td>
<td>Out</td>
<td>Port A single-bit correct flag</td>
<td></td>
</tr>
<tr>
<td>A_DB_DETECT</td>
<td>Out</td>
<td>Port A double-bit detect flag</td>
<td></td>
</tr>
<tr>
<td>A_DOUT_ARST_N</td>
<td>In</td>
<td>Port A Read data register Asynchronous reset</td>
<td></td>
</tr>
<tr>
<td>B_DIN[]</td>
<td>In</td>
<td>Port B Write data</td>
<td></td>
</tr>
<tr>
<td>B_ADDR[]</td>
<td>In</td>
<td>Port B address</td>
<td></td>
</tr>
<tr>
<td>B_BLK</td>
<td>In</td>
<td>Active High</td>
<td>Port B Enable</td>
</tr>
<tr>
<td>B_CLK</td>
<td>In</td>
<td>Rising edge</td>
<td>Port B clock</td>
</tr>
<tr>
<td>B_WEN</td>
<td>In</td>
<td>Port signal to switch between Read and Write modes: Low = Read; High = Write</td>
<td></td>
</tr>
<tr>
<td>B_REN</td>
<td>In</td>
<td>Port B Read Data Enable (exposed only if there is no depth cascading)</td>
<td></td>
</tr>
<tr>
<td>B_DOUT[]</td>
<td>Out</td>
<td>Port B Read data</td>
<td></td>
</tr>
<tr>
<td>B_DOUT_EN</td>
<td>In</td>
<td>Port B Read data register Enable</td>
<td></td>
</tr>
<tr>
<td>B_DOUT_SRST_N</td>
<td>In</td>
<td>Port B Read data register Synchronous reset</td>
<td></td>
</tr>
<tr>
<td>B_SB_CORRECT</td>
<td>Out</td>
<td>Port B single-bit correct flag</td>
<td></td>
</tr>
<tr>
<td>B_DB_DETECT</td>
<td>Out</td>
<td>Port B double-bit detect flag</td>
<td></td>
</tr>
<tr>
<td>ARST_N</td>
<td>In</td>
<td>Active Low</td>
<td>Port A and B Read data register Asynchronous reset</td>
</tr>
</tbody>
</table>
Table 5-1 lists the Dual-Port Large SRAM parameters in the generated macro.

<table>
<thead>
<tr>
<th>GENFILE Parameter</th>
<th>Configurator Parameter</th>
<th>Valid Range</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DESIGN</td>
<td></td>
<td></td>
<td></td>
<td>Name of the generated macro</td>
</tr>
<tr>
<td>FAM</td>
<td>RTG4</td>
<td></td>
<td></td>
<td>Target family</td>
</tr>
<tr>
<td>OUTFORMAT</td>
<td>Verilog, VHDL</td>
<td></td>
<td></td>
<td>Netlist format</td>
</tr>
<tr>
<td>LPMTYPE</td>
<td>LPM_RAM</td>
<td></td>
<td></td>
<td>Macro category</td>
</tr>
<tr>
<td>DEVICE</td>
<td>12000</td>
<td>12000</td>
<td></td>
<td>Target device: RT4G150</td>
</tr>
<tr>
<td>PTYPE</td>
<td>PTYPE</td>
<td>2</td>
<td>2</td>
<td>2: Dual-port</td>
</tr>
<tr>
<td>INIT_RAM</td>
<td>INIT_RAM</td>
<td>F, T</td>
<td>F</td>
<td>Initialize RAM for simulation</td>
</tr>
<tr>
<td>CASCADE</td>
<td>CASCADE</td>
<td>0, 1</td>
<td>0</td>
<td>0: Cascading for WIDTH or Speed 1: Cascading for DEPTH or Power</td>
</tr>
<tr>
<td>CLKS</td>
<td>CLKS</td>
<td>1, 2</td>
<td>1</td>
<td>1: Single Read/Write Clock 2: Independent Read and Write Clocks</td>
</tr>
<tr>
<td>WCLK_EDGE</td>
<td>CLK_EDGE</td>
<td>CLS=1 RISE, FALL</td>
<td>RISE</td>
<td>RISE: Rising edge Single clock FALL: Falling edge Single clock</td>
</tr>
<tr>
<td>WWIDTH</td>
<td>A_WIDTH</td>
<td>1-3762</td>
<td>18</td>
<td>Port A data width</td>
</tr>
<tr>
<td>WDEPTH</td>
<td>A_DEPTH</td>
<td>1-65536</td>
<td>1024</td>
<td>Port A address depth</td>
</tr>
<tr>
<td>RWIDTH</td>
<td>B_WIDTH</td>
<td>1-3762</td>
<td>18</td>
<td>Port B data width</td>
</tr>
<tr>
<td>RDEPTH</td>
<td>B_DEPTH</td>
<td>1-65536</td>
<td>1024</td>
<td>Port B address depth</td>
</tr>
<tr>
<td>WE_POLARITY</td>
<td>A_BLK_POLARITY</td>
<td>0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port A enable 1: Active-high Port A enable 2: Port A enable tied off to be always active</td>
</tr>
<tr>
<td>WCLK_EDGE</td>
<td>A_CLK_EDGE</td>
<td>CLS=2 RISE, FALL</td>
<td>RISE</td>
<td>RISE: Rising edge Port A clock FALL: Falling edge Port A clock</td>
</tr>
<tr>
<td>PMODE1</td>
<td>A_PMODE</td>
<td>0, 1</td>
<td>0</td>
<td>0: Bypass Port A read data register 1: Pipeline Port A read data</td>
</tr>
<tr>
<td>WMODE1</td>
<td>A_WMODE</td>
<td>0</td>
<td>0</td>
<td>0: Hold Port A read data</td>
</tr>
<tr>
<td>A_DOUT_EN_POLARITY</td>
<td>A_DOUT_EN_POLARITY</td>
<td>PMODE1=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port A read data register enable 1: Active-high Port A read data register enable 2: Port A read data register enable tied off to be always active</td>
</tr>
</tbody>
</table>
Table 5-1 • Dual-Port Large SRAM Parameters (continued)

<table>
<thead>
<tr>
<th>GENFILE Parameter</th>
<th>Configurator Parameter</th>
<th>Valid Range</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A_DOUT_SRST_POLARITY</td>
<td>A_DOUT_SRST_POLARITY</td>
<td>PMODE1=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port A read data register Sync-reset 1: Active-high Port A read data register Sync-reset 2: Port A read data register Sync-reset tied off to be always inactive</td>
</tr>
<tr>
<td>A_REN_POLARITY</td>
<td>A_REN_POLARITY</td>
<td>WMODE1=0 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port A read data enable 1: Active-high Port A read data enable 2: Port A read data enable tied off to be always active</td>
</tr>
<tr>
<td>RE_POLARITY</td>
<td>B_BLK_POLARITY</td>
<td>0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port B enable 1: Active-high Port B enable 2: Port B enable tied off to be always active</td>
</tr>
<tr>
<td>RCLK_EDGE</td>
<td>B_CLK_EDGE</td>
<td>CLKS=2 RISE, FALL</td>
<td>RISE</td>
<td>RISE: Rising edge Port B clock FALL: Falling edge Port B clock</td>
</tr>
<tr>
<td>PMODE2</td>
<td>B_PMODE</td>
<td>0, 1</td>
<td>0</td>
<td>0: Bypass Port B read data register 1: Pipeline Port B read data</td>
</tr>
<tr>
<td>WMODE2</td>
<td>B_WMODE</td>
<td>0</td>
<td>0</td>
<td>0: Hold Port B read data</td>
</tr>
<tr>
<td>B_DOUT_EN_POLARITY</td>
<td>B_DOUT_EN_POLARITY</td>
<td>PMODE2=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port B read data register enable 1: Active-high Port B read data register enable 2: Port B read data register enable tied off to be always active</td>
</tr>
<tr>
<td>B_DOUT_SRST_POLARITY</td>
<td>B_DOUT_SRST_POLARITY</td>
<td>PMODE2=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port B read data register Sync-reset 1: Active-high Port B read data register Sync-reset 2: Port B read data register Sync-reset tied off to be always inactive</td>
</tr>
<tr>
<td>B_REN_POLARITY</td>
<td>B_REN_POLARITY</td>
<td>WMODE2=0 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Port B read data enable 1: Active-high Port B read data enable 2: Port B read data enable tied off to be always active</td>
</tr>
<tr>
<td>RESET_POLARITY</td>
<td>RESET_POLARITY</td>
<td>PMODE1=1 or PMODE2=1 0, 1, 2</td>
<td>2</td>
<td>0: Active-low Read data register Async-reset 1: Active-high Read data register Async-reset 2: Read data register Async-reset tied off to be always inactive</td>
</tr>
<tr>
<td>ECC</td>
<td>ECC</td>
<td>0, 1, 2</td>
<td>0</td>
<td>0: ECC Disabled 1: ECC Pipelined 2: ECC Non-pipelined</td>
</tr>
<tr>
<td>CLOCK_PN</td>
<td>CLOCK_PN</td>
<td>CLKS=1</td>
<td>CLK</td>
<td>CLK: Single clock Port name</td>
</tr>
<tr>
<td>DATAA_IN_PN</td>
<td>DATAA_IN_PN</td>
<td></td>
<td>A_DIN</td>
<td>Port A write data Port name</td>
</tr>
<tr>
<td>ADDRESSA_PN</td>
<td>ADDRESSA_PN</td>
<td></td>
<td>A_ADDR</td>
<td>Port A address Port name</td>
</tr>
<tr>
<td>BLKA_PN</td>
<td>BLKA_PN</td>
<td>A_BLK_POLARITY&lt;2</td>
<td>A_BLK</td>
<td>Port A enable Port name</td>
</tr>
<tr>
<td>CLKA_PN</td>
<td>CLKA_PN</td>
<td>CLKS=2</td>
<td>A_CLK</td>
<td>Port A clock Port name</td>
</tr>
<tr>
<td>RWA_PN</td>
<td>RWA_PN</td>
<td></td>
<td>A_WEN</td>
<td>Port A Write enable Port name</td>
</tr>
</tbody>
</table>
Table 5-1 • Dual-Port Large SRAM Parameters (continued)

<table>
<thead>
<tr>
<th>GENFILE Parameter</th>
<th>Configurator Parameter</th>
<th>Valid Range</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATAA_OUT_PN</td>
<td>DATAA_OUT_PN</td>
<td></td>
<td>A_DOUT</td>
<td>Port A read data Port name</td>
</tr>
<tr>
<td>A_DOUT_EN_PN</td>
<td>A_DOUT_EN_PN</td>
<td>PMODE1=1</td>
<td>A_DOUT_EN Port A read data register enable Port name</td>
<td></td>
</tr>
<tr>
<td>A_DOUT_SRST_PN</td>
<td>A_DOUT_SRST_PN</td>
<td>PMODE1=1</td>
<td>A_DOUT_SRST_N Port A read data register Sync-reset Port name</td>
<td></td>
</tr>
<tr>
<td>A_REN_PN</td>
<td>A_REN_PN</td>
<td>A_REN_POLARITY&lt;2</td>
<td>A_REN</td>
<td>Port A Read data enable Port name</td>
</tr>
<tr>
<td>DATAB_IN_PN</td>
<td>DATAB_IN_PN</td>
<td></td>
<td>B_DIN</td>
<td>Port B write data Port name</td>
</tr>
<tr>
<td>ADDRESSB_PN</td>
<td>ADDRESSB_PN</td>
<td></td>
<td>B_ADDR</td>
<td>Port B address Port name</td>
</tr>
<tr>
<td>BLKB_PN</td>
<td>BLKB_PN</td>
<td>B_BLK_POLARITY&lt;2</td>
<td>B_BLK</td>
<td>Port B enable Port name</td>
</tr>
<tr>
<td>CLKB_PN</td>
<td>CLKB_PN</td>
<td>CLKS=2</td>
<td>B_CLK</td>
<td>Port B clock Port name</td>
</tr>
<tr>
<td>RWB_PN</td>
<td>RWB_PN</td>
<td></td>
<td>B_WEN</td>
<td>Port B Write enable Port name</td>
</tr>
<tr>
<td>DATAB_OUT_PN</td>
<td>DATAB_OUT_PN</td>
<td></td>
<td>B_DOUT</td>
<td>Port B read data Port name</td>
</tr>
<tr>
<td>B_DOUT_EN_PN</td>
<td>B_DOUT_EN_PN</td>
<td>PMODE2=1</td>
<td>B_DOUT_EN Port B read data register enable Port name</td>
<td></td>
</tr>
<tr>
<td>B_DOUT_SRST_PN</td>
<td>B_DOUT_SRST_PN</td>
<td>PMODE2=1</td>
<td>B_DOUT_SRST_N Port B read data register Sync-reset Port name</td>
<td></td>
</tr>
<tr>
<td>B_REN_PN</td>
<td>B_REN_PN</td>
<td>B_REN_POLARITY&lt;2</td>
<td>B_REN</td>
<td>Port B Read data enable Port name</td>
</tr>
<tr>
<td>RESET_PN</td>
<td>RESET_PN</td>
<td>PMODE1=1 or PMODE2=1</td>
<td>ARST_N</td>
<td>Read data registers Async-reset Port name</td>
</tr>
</tbody>
</table>
A – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060
From the rest of the world, call 650.318.4460
Fax, from anywhere in the world, 650.318.8044

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support


Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.
My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office.

Visit About Us for sales office listings and corporate contacts.

Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGas that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; Enterprise Storage and Communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.